HT82V24, HT82V36, HT82V36 28SSOP Selling Leads, Datasheet
MFG:HOLTEK Package Cooled:SSOP-28 D/C:08+
HT82V24, HT82V36, HT82V36 28SSOP Datasheet download
Part Number: HT82V24
MFG: HOLTEK
Package Cooled: SSOP-28
D/C: 08+
MFG:HOLTEK Package Cooled:SSOP-28 D/C:08+
HT82V24, HT82V36, HT82V36 28SSOP Datasheet download
MFG: HOLTEK
Package Cooled: SSOP-28
D/C: 08+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: HT80232
File Size: 1122633 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: HT82V36
File Size: 126074 KB
Manufacturer: HOLTEK [Holtek Semiconductor Inc]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: HT80232
File Size: 1122633 KB
Manufacturer:
Download : Click here to Download
The HT82V24 is a complete analog signal processor for CCD imaging applications. It features a 3-channel architecture designed to sample and condition the outputs of tri-linear color CCD arrays. Each channel consists of an input clamp, Correlated Double Sampler (CDS), offset DAC and Programmable Gain Amplifier (PGA), and a high performance 16-bit A/D converter.
The CDS amplifiers may be disabled for use with sensors such as Contact Image Sensors (CIS) and CMOS active pixel sensors, which do not require CDS.
The 16-bit digital output is multiplexed into an 8/4-bit output word that is accessed using two/four read cycles. The internal registers are programmed through a 3-wire serial interface, which provides gain, offset and operating mode adjustments. HT82V24 supports ADI/WM mode data output formats.
The HT82V24 operates from a single 5V power supply, typically consumes 380mW of power.
The HT82V36 is a complete analog signal processor for CCD imaging applications. It features a 1-channel architecturedesigned to sample and condition the outputs of linear CCD arrays. It consists of an input clamp, Correlated Double Sampler (CDS), offset DAC and Programmable Gain Amplifier (PGA), and a low power 16-bit A/D converter.
The CDS amplifiers may be disabled for use with sensors such as Contact Image Sensors (CIS) and CMOS active pixel sensors, which do not require CDS.
The 16-bit digital output is multiplexed into an 8-bit output word that is accessed using two read cycles. The internal registers are programmed through a 3-wire serial interface, which provides gain, offset and operating mode adjustments.
Supply Voltage ..........................VSS-0.3V to VSS+3.6V
Input Voltage ...........................VSS-0.3V to VDD+0.3V
Storage Temperature ........................-50C to 125
Operating Temperature .......................-25C to 75
Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.