DSP56321, DSP56321FC220, DSP56321FC240 Selling Leads, Datasheet
MFG:MOTOROLA Package Cooled:BGA D/C:07+
DSP56321, DSP56321FC220, DSP56321FC240 Datasheet download
Part Number: DSP56321
MFG: MOTOROLA
Package Cooled: BGA
D/C: 07+
MFG:MOTOROLA Package Cooled:BGA D/C:07+
DSP56321, DSP56321FC220, DSP56321FC240 Datasheet download
MFG: MOTOROLA
Package Cooled: BGA
D/C: 07+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: DSP56321
File Size: 1392010 KB
Manufacturer: Motorola
Download : Click here to Download
PDF/DataSheet Download
Datasheet: DSP 25-16AR
File Size: 37504 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: DSP 25-16AR
File Size: 37504 KB
Manufacturer:
Download : Click here to Download
Rating1 | Symbol | Value1, 2 | Unit |
Supply Voltage3 | VCC | 0.1 to 2.25 | V |
Input/Output Supply Voltage3 | VCCQH | 0.3 to 4.35 | V |
All input voltages | VIN | GND 0.3 to VCCQH + 0.3 | V |
Current drain per pin excluding VCC and GND | I | 10 | mA |
Operating temperature range | TJ | 40 to +100 | °C |
Storage temperature | TSTG | 55 to +150 | °C |
• 200 million multiply-accumulates per second (MMACS) (400 MMACS using the EFCOP in filtering applications) with a 200 MHz clock at 1.6 V core and 3.3 V I/O
• Object code compatible with the DSP56000 core with highly parallel instruction set
• Data Arithmetic Logic Unit (Data ALU) with fully pipelined 24 × 24-bit parallel Multiplier-Accumulator (MAC), 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing), conditional ALU instructions, and 24-bit or 16-bit arithmetic support under software control
• Program Control Unit (PCU) with Position Independent Code (PIC) support, addressing modes optimized for DSP applications (including immediate offsets), on-chip instruction cache controller, on-chip memory-expandable hardware stack, nested hardware DO loops, and fast auto-return interrupts
• Direct Memory Access (DMA) with six DMA channels supporting internal and external accesses; one-, two-, and three-dimensional transfers (including circular buffering); end-of-block-transfer interrupts; and triggering from interrupt lines and all peripherals
• Phase Lock Loop (PLL) allows change of low-power Divide Factor (DF) without loss of lock and output clock with skew elimination
• Hardware debugging support including On-Chip Emulation (OnCE) module, Joint Test Action Group (JTAG) Test Access Port (TAP)