Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.
This bus transceiver features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or rela-tively low-impedance loads. The high-impedance state and increased high-logic level drive provides this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidi-rectional bus drivers, and working registers.
The registers in the DM74ALS646 are edge-triggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input bus data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.
The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data, and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would nor-mally occur in a typical multiplexer during the transition between store and real-time data.
The enable G and direction control pins provide four modes of operation: real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internally stored data transfer to bus A or B.
When the enable G pin is LOW, the direction pin selects which bus receives data. When the enable G pin is HIGH, both buses become disabled yet their input function is stil enabled.
DM74ALS646 Maximum Ratings
Supply Voltage 7V Input Voltage Control Inputs 7V I/O Ports 5.5V Operating Free-Air Temperature Range 0°C to +70°C Storage Temperature Range −65°C to +150°C Typical JA N Package 44.5°C/W M Package 80.5°C/W
DM74ALS646 Features
Switching specifications at 50 pF Switching specifications guaranteed over full tempera-ture and VCC range Advanced oxide-isolated, ion-implanted Schottky TTL process 3-STATE buffer outputs drive bus lines directly Multiplexed real-time and stored data Independent registers for A and B buses