CY7C4231V, CY7C4231V-10AC, CY7C4231V-10AI Selling Leads, Datasheet
MFG:N/A Package Cooled:N/A D/C:09+
CY7C4231V, CY7C4231V-10AC, CY7C4231V-10AI Datasheet download
Part Number: CY7C4231V
MFG: N/A
Package Cooled: N/A
D/C: 09+
MFG:N/A Package Cooled:N/A D/C:09+
CY7C4231V, CY7C4231V-10AC, CY7C4231V-10AI Datasheet download
MFG: N/A
Package Cooled: N/A
D/C: 09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: CY7C4231V
File Size: 298121 KB
Manufacturer: Cypress
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CY700SMS
File Size: 311542 KB
Manufacturer: POWER-ONE [Power-One]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CY700SMS
File Size: 311542 KB
Manufacturer: POWER-ONE [Power-One]
Download : Click here to Download
The CY7C42X1V are high-speed, low-power, FIFO memories with clocked read and write interfaces. All are nine bits wide. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multi-
processor interfaces, and communications buffering.
These FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a Free-Running Clock (WCLK) and two Write Enable pins (WEN1 , WEN2/LD ).
When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While WEN1 , WEN2/LD is held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a Free-Running Read Clock (RCLK) and two Read Enable Pins (WEN1 , REN2 ). In addition, the CY7C42X1V has an Output Enable Pin (OE ). The Read (RCLK) and Write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run indepen- dently for asynchronous read/write applications. Clock frequencies up to 66 MHz are achievable.
Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.
(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature ....................................65°C to +150°C
Ambient Temperature with
Power Applied................................................-55°C to +125°C
Supply Voltage to Ground Potential.......................0.5V to +5.0V
DC Voltage Applied to Outputs
in High-Z State.......................................................0.5V to +5.0V
High-speed, low-power, first-in, first-out (FIFO) memories
64 x 9 (CY7C4421V)
256 x 9 (CY7C4201V)
512 x 9 (CY7C4211V)
1K x 9 (CY7C4221V)
2K x 9 (CY7C4231V)
4K x 9 (CY7C4241V)
8K x 9 (CY7C4251V)
High-speed 66-MHz operation (15-ns read/write cycle time)
Low power (I CC = 20 mA)
3.3V operation for low power consumption and easy integration into low-voltage systems
5V-tolerant inputs VIH max = 5V
Fully asynchronous and simultaneous read and write operation
Empty, Full, and Programmable Almost Empty and Almost Full status flags
TTL compatible
Output Enable (OE) pin
Independent read and write enable pins
Center power and ground pins for reduced noise
Width expansion capability
Space saving 32-pin 7 mm * 7 mm TQFP
32-pin PLCC