CY7C4201, CY7C4201-10JCT, CY7C4201-15 Selling Leads, Datasheet
MFG:CYPRESS Package Cooled:QFP D/C:08+/09+
CY7C4201, CY7C4201-10JCT, CY7C4201-15 Datasheet download
Part Number: CY7C4201
MFG: CYPRESS
Package Cooled: QFP
D/C: 08+/09+
MFG:CYPRESS Package Cooled:QFP D/C:08+/09+
CY7C4201, CY7C4201-10JCT, CY7C4201-15 Datasheet download
MFG: CYPRESS
Package Cooled: QFP
D/C: 08+/09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: CY7C4201
File Size: 339283 KB
Manufacturer: Cypress
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CY700SMS
File Size: 311542 KB
Manufacturer: POWER-ONE [Power-One]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CY7C4201-15JC
File Size: 40960 KB
Manufacturer: CYPRESS
Download : Click here to Download
THe CY7C42X1 are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 9 bits wide. The CY7C42X1 are pin-compatible to IDT722X1. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.
These FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLK) and two write-enable pins (WEN1, WEN2/LD).
When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While WEN1, WEN2/LD is held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a free-running read clock (RCLK) and two read-enable pins (REN1, REN2). In addition, the CY7C42X1 has an output enable pin (OE). The read (RCLK) and write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 100 MHz are achievable.
Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.