Position: Home > DataSheet > Index C > CY7 Series > CY7C09089-9AC, CY7C09089-9AI, CY7C09089V

Low Cost Custom Prototype PCB Manufacturer

CY7C09089-9AC, CY7C09089-9AI, CY7C09089V

Table of contents:
Info of CY7C09089-9AC
Info of CY7C09089-9AI
Info of CY7C09089V

CY7C09089-9AC, CY7C09089-9AI, CY7C09089V Selling Leads, Datasheet

MFG:CYPRESS Package Cooled:CY D/C:QFP

CY7C09089-9AC, CY7C09089-9AI, CY7C09089V Picture

CY7C09089-9AC, CY7C09089-9AI, CY7C09089V Datasheet download

Five Points

Part Number: CY7C09089-9AC

MFG: CYPRESS

Package Cooled: CY

D/C: QFP

Attentive hint

Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.

How to buy ?

How long will receive a response.

Top Sellers:

TOP

CY7C09089V General Description

The CY7C09079V/89V/99V and CY7C09179V/89V/99V are high-speed synchronous CMOS 32K, 64K, and 128K x 8/9 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory.^[4] Registers on control, address, and data lines allow for minimal set-up and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid t_CD2 = 6.5 ns^[1] (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available tCD1 = 18 ns after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/Pipe pin.

Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH onCE0 or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with CE0 LOW and CE1 HIGH to reactivate the outputs.

Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's Address Strobe (ADS). When the port's Count Enable (CNTEN) is asserted, the address counter will increment on each LOW-to-HIGH transition of that port's clock signal. This will read/write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array and will loop back to the start. Counter Reset (CNTRST) is used to reset the burst counter.

All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.

CY7C09089V Maximum Ratings

Storage Temperature....................................................................... 65°C to +150°C
Ambient Temperature with Power Applied.........................................55°C to +125°C
Supply Voltage to Ground Potential.......................................................0.5V to +4.6V
DC Voltage Applied to Outputs in High Z State...............................0.5V to V_CC+0.5V
DC Input Voltage.............................................................................0.5V to V_CC+0.5V
Output Current into Outputs (LOW)....................................................................20 mA
Static Discharge Voltage...................................................................................>2001V
Latch-Up Current............................................................................................>200 mA

CY7C09089V Features

• True Dual-Ported memory cells which allow simultaneous access of the same memory location
• 6 Flow-Through/Pipelined devices
    -32K x 8/9 organizations (CY7C09079V/179V)
    -64K x 8/9 organizations (CY7C09089V/189V)
    -128K x 8/9 organizations (CY7C09099V/199V)
• 3 Modes
    -Flow-Through
    -Pipelined
    -Burst
• Pipelined output mode on both ports allows fast 100-MHz operation
• 0.35-micron CMOS for optimum speed/power
• High-speed clock to data access 6.5[^1]/7.5^[1]/9/12 ns (max.)
• 3.3V low operating power
    -Active= 115 mA (typical)
    -Standby= 10 A (typical)
• Fully synchronous interface for easier operation
• Burst counters increment addresses internally
    -Shorten cycle times
    -Minimize bus noise
    -Supported in Flow-Through and Pipelined modes
• Dual Chip Enables for easy depth expansion
• Automatic power-down
• Commercial and Industrial temperature ranges
• Available in 100-pin TQFP

CY7C09089V Connection Diagram

Hotspot Suppliers Product

Product List A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9

MT58L64L18CT-10

Price: 4-6 USD

MT58L64L18CT-10 TQFP100
DL-7140-211M

Price: 5-6.5 USD

DL-7140-211M laser tube
74LVC74APG

Price: 4-5 USD

74LVC74APG - IC FLIP FLOP D-Type POS-EDG DUAL 14TSSOP
CY28346ZI-2

Price: 6.5-8 USD

CYPRESS - Clock Synthesizer with Differential CPU Outputs
PI5V330QEX

Price: 0.284-0.286 USD

PI5V330QEX Pericom Multiplexer Switch ICs
BSM300GA120DN2

Price: 1-2 USD

IGBT power module, Single switch, 1200 V, Collector-emitter voltage, 430A
SVA150XG04TB

Price: 1-2 USD

a-Si TFT-LCD, NEC, 228.096Hmm, 560V
PC354N1

Price: 0.124-0.2 USD

PC354N1T - Mini-flat Package, AC Input Type Photocoupler - Sharp Electrionic Components
RL1210JR-070R22L

Price: 0.177-0.178 USD

RL1210JR51-XX-BL - Thick Film Chip Resistor Low Ohmic - TAITRON Components Incorporated
STPS140A

Price: 0.053-0.055 USD

STPS140A - POWER SCHOTTKY RECTIFIER - STMicroelectronics
STA013

Price: 1.45-1.5 USD

STA013 - MPEG 2.5 LAYER III AUDIO DECODER - STMicroelectronics
SMBJ5347B

Price: 0.073-0.075 USD

SMBJ5347B - 5 Watt Surface Mount Silicon Zener Diodes - Micro Commercial Components