CY7C007A-20JXC, CY7C007A-25JC, CY7C007AV Selling Leads, Datasheet
MFG:CYPRESS Package Cooled:PLCC D/C:08+
CY7C007A-20JXC, CY7C007A-25JC, CY7C007AV Datasheet download
Part Number: CY7C007A-20JXC
MFG: CYPRESS
Package Cooled: PLCC
D/C: 08+
MFG:CYPRESS Package Cooled:PLCC D/C:08+
CY7C007A-20JXC, CY7C007A-25JC, CY7C007AV Datasheet download
MFG: CYPRESS
Package Cooled: PLCC
D/C: 08+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: CY7C007A-20JXC
File Size: 666133 KB
Manufacturer: CYPRESS
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CY700SMS
File Size: 311542 KB
Manufacturer: POWER-ONE [Power-One]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: CY7C007AV
File Size: 308641 KB
Manufacturer: CYPRESS [Cypress Semiconductor]
Download : Click here to Download
The CY7C138AV/144AV/006AV/007AV and CY7C139AV/145AV/ 016AV/017AV are low-power CMOS 4K, 8K, 16K, and 32K x8/9 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are pro-vided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be uti- lized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S</a> pin is provid-ed for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interpro-cessor/multiprocessor designs, communications status buffer-ing, and dual-port video/graphics memory.
Each port has independent control pins: Chip Enable (CE</a>),Read or Write Enable (R/W</a>), and Output Enable (OE</a>). Twoflags are provided on each port (BUSY</a> and INT</a>). BUSY</a> sig-nals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT</a>) per-mits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token,from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared re-source is in use. An automatic power-down feature is con-trolled independently on each port by a Chip Select (CE</a>) pin.