ADS5272, ADS5272EVM, ADS5272IPFPG4 Selling Leads, Datasheet
MFG:BB Package Cooled:SOP D/C:04+05+
ADS5272, ADS5272EVM, ADS5272IPFPG4 Datasheet download
Part Number: ADS5272
MFG: BB
Package Cooled: SOP
D/C: 04+05+
MFG:BB Package Cooled:SOP D/C:04+05+
ADS5272, ADS5272EVM, ADS5272IPFPG4 Datasheet download
MFG: BB
Package Cooled: SOP
D/C: 04+05+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: ADS5272
File Size: 195520 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: ADS1100
File Size: 189503 KB
Manufacturer: BURR-BROWN [Burr-Brown Corporation]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: ADS1100
File Size: 189503 KB
Manufacturer: BURR-BROWN [Burr-Brown Corporation]
Download : Click here to Download
The ADS5272 is a high-performance, 65MSPS, 8-channel, parallel analog-to-digital converter (ADC). Internal references are provided, simplifying system design requirements. Low power consumption allows for the highest of system integration densities. Serial LVDS (low-voltage differential signaling) outputs reduce the number of interface lines and package size.
An integrated phase lock loop multiplies the incoming ADC sampling clock by a factor of 12. This 12x clock is used in the process of serializing the data output from each channel. The 12x clock is also used to generate a 1x and a 6x clock, both of which are transmitted as LVDS clock outputs. The 6x clock is denoted by the differential pair LCLKP and LCLKN, while the 1x clock is denoted by ADCLKP and ADCLKN. The word output of each ADC channel can be transmitted either as MSBor LSB first. The bit coinciding with the rising edge of the 1x clock output is the first bit of the word. Data is to be latched by the receiver on both the rising and falling edges of the 6x clock.
The ADS5272 provides internal references, or can optionally be driven with external references. Best performance can be achieved through the internal reference mode. The device is available in a TQFP-80 PowerPAD package and is specified over a −40°C to +85°C operating range.
Supply Voltage Range, AVDD . . . . . . . . . . . . . . . . −0.3V to 3.8V
Supply Voltage Range, LVDD . . . . . . . . . .. . . . . . . −0.3V to 3.8V
Voltage Between AVSS and LVSS . . . . . . . . . . . . . −0.3V to 0.3V
Voltage Between AVDD and LVDD . . . . . . . . . . . . −0.3V to 0.3V
Voltages Applied to External REF Pins . . . . . . . . . −0.3V to 2.4V
All LVDS Data and Clock Outputs . . . . . . . .. . . . . . −0.3V to 2.4V
Analog Input Pins . . . . . . . . . . . . . . . . . . . . . . . . −0.3V to 2.7V
Peak Total Input Current (all inputs) . . . . . . . . . . . . . . . . −30mA
Operating Free-Air Temperature Range, TA . . . . . . −40 to 85
Lead Temperature 1.6mm (1/16 from case for 10s) . . . . 220
(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.