40595, 4059BT, 405CR Selling Leads, Datasheet
MFG:HAR / RCA Package Cooled:ph D/C:08+
40595, 4059BT, 405CR Datasheet download
Part Number: 40595
MFG: HAR / RCA
Package Cooled: ph
D/C: 08+
MFG:HAR / RCA Package Cooled:ph D/C:08+
40595, 4059BT, 405CR Datasheet download
MFG: HAR / RCA
Package Cooled: ph
D/C: 08+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: 4050B
File Size: 65034 KB
Manufacturer: FAIRCHILD [Fairchild Semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 4050B
File Size: 65034 KB
Manufacturer: FAIRCHILD [Fairchild Semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 4050B
File Size: 65034 KB
Manufacturer: FAIRCHILD [Fairchild Semiconductor]
Download : Click here to Download
The IBM PowerPC 405CRTM is a 32-bit RISC embedded controller. High performance, peripheral integration, and low cost make the device ideal for wired communications, network printers, and other computing applications.
This device is an easy upgrade for systems based on PowerPC 403xx embedded processors, while providing a base for custom chip designs.
The controller is powered by a PPC405 embedded core. This core tightly couples a 266-MHz CPU, MMU, I- and D-cache, and debug logic. Fine-tuning of the core reduces data transfer overhead, minimizes pipeline stalls, and greatly improves performance.
The PPC405CR employs the IBM CoreConnectTM bus architecture. This architecture, as implemented on the PPC405CR, consists of a 64-bit, 100-MHz Processor Local Bus (PLB) and a 32-bit, 50-MHz On-Chip Peripheral Bus (OPB).High-performance peripherals attach to the PLB; and less performance-critical peripherals attach to the OPB.
Technology: IBM CMOS SA12E 0.25 m (0.18 m Leff)
Package: 27mm, 316-ball enhanced plastic ball grid array (E-PBGA)
Power (estimated): Typical 0.9W, Maximum 2.0W
The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device
Characteristic |
Symbol |
Value |
Unit |
Supply Voltage (Internal Logic) |
VDD |
0 to 2.7 |
V |
Supply Voltage (I/O Interface) |
OVDD |
0 to 3.6 |
V |
PLL Supply Voltage |
AVDD |
0 to 2.7 |
V |
Input Voltage (3.3V LVTTL receivers) |
VIN |
0 to 3.6 |
V |
Input Voltage (5.0V LVTTL receivers) |
VIN |
0 to 5.5 |
V |
Storage Temperature Range |
TSTG |
-55 to 150 |
°C |
Case temperature under bias |
TC |
-40 to 120 |
°C |