Features: `FAST 8-BIT TURBO 8032 MCU, 40MHz Advanced core, 4-clocks per instruction 10 MIPs peak performance at 40MHz (5V) JTAG Debug and In-System Programming Branch Cache & 6 instruction Prefetch Queue Dual XDATA pointers with auto incr & decr Compatible with 3rd party 8051 tools` DUA...
uPSD33xx: Features: `FAST 8-BIT TURBO 8032 MCU, 40MHz Advanced core, 4-clocks per instruction 10 MIPs peak performance at 40MHz (5V) JTAG Debug and In-System Programming Branch Cache & 6 instruction Pref...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Parameter |
Min. |
Max. |
Unit |
TSTG |
Storage Temperature |
65 |
125 |
|
TLEAD |
Lead Temperature during Soldering (20 seconds max.)1 |
235 |
||
VIO |
Input and Output Voltage (Q = VOH or Hi-Z) |
0.5 |
6.5 |
V |
VCC |
Supply Voltage |
0.5 |
6.5 |
V |
VPP |
Device Programmer Supply Voltage |
0.5 |
14.0 |
V |
VESD |
Electrostatic Discharge Voltage (Human Body Model) 2 |
2000 |
2000 |
V |
The Turbo uPSD33xx Series combines a powerful 8051-based microcontroller with a flexible memory structure, programmable logic, and a rich peripheral mix to form an ideal embedded controller. AtuPSD33xx core is a fast 4-cycle 8032 MCU with a 6-byte instruction prefetch queue (PFQ) and a 4-entry fully associative branching cache (BC) to maximize MCU performance, enabling loops of code in smaller localities to execute extremely fast.
Code development is easily managed without a hardware In-Circuit Emulator by using the serial JTAG debug interface. JTAG uPSD33xx is also used for In- System Programming (ISP) in as little as 10 seconds, perfect for manufacturing and lab development. The 8032 core is coupled to Programmable System Device (PSD) architecture to optimize the 8032 memory structure, offering two independent banks of Flash memory that can be placed at virtually any address within 8032 program or data address space, and easily paged beyond 64K bytes using on-chip programmable decode logic. Dual Flash memory banks provide a robust solution for remote product updates in the field through In-Application
Programming (IAP). Dual Flash banks also support EEPROM emulation, eliminating the need for external EEPROM chips. General purpose programmable logic (PLD) is included to build an endless variety of glue-logic, saving external
logic devices. The PLD uPSD33xx is configured using the software development tool, PSDsoft Express, available from the web at www.st.com/psm, at no charge. The uPSD33xx also includes supervisor functions such as a programmable watchdog timer and low-voltage reset.