Features: • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC- 1000 PLD Gates- 32 I/O Pins, Two Dedicated Inputs- 32 Registers- High Speed Global Interconnect- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.- Small Logic Block Size for Random Logic- 100% Functio...
ispLSI 2032E: Features: • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC- 1000 PLD Gates- 32 I/O Pins, Two Dedicated Inputs- 32 Registers- High Speed Global Interconnect- Wide Input Gating for Fast Cou...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: * HIGH DENSITY PROGRAMMABLE LOGIC - 8,000 PLD Gates - 96 I/O Pins, Twelve Dedicated Inpu...
DescriptionThe ispLSi 1016 is a kind of high-density programmable logic device containing 96 regis...
US $22.59 - 24.54 / Piece
CPLD - Complex Programmable Logic Devices USE ispMACH 4000V
The ispLSI 2032E is a High Density Programmable Logic Device. The device contains 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.The ispLSI 2032E features 5V in-system programmability and in-system diagnostic capabilities. The ispLSI 2032E offers non-volatile reprogrammability of the logic,as well as the interconnect to provide truly reconfigurable systems.
The basic unit of logic on the ispLSI 2032E device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1.. A7 (see Figure 1). There are a total of eight GLBs in the ispLSI 2032E device. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered.Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.
The device also has 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individuallyprogrammed to be a combinatorial input, output or bidirectional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise. By connecting the VCCIO pins to a common 5V or 3.3V power supply,I/O output levels can be matched to 5V or 3.3V compatible voltages. When connected to a 5V supply, the I/O pins provide PCI-compatible output drive (48-pin device only).
Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (see Figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by the ORP. Each ispLSI 2032E device contains one Megablock.
The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells.All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.
Clocks in the ispLSI 2032E device are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.