ispLSI2032E

* SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC
   - 1000 PLD Gates
   - 32 I/O Pins, Two Dedicated Inputs
   - 32 Registers
   - High Speed Global Interconnect
   - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
   - Small Logic Block Size for Random Logic
   - 100% Functionally and JEDEC Upward Compatible with ispLSI 2032 Devices
* HIGH PERFORMANCE E² CMOS^(R)  TECHNOLOGY
   - f_max = 225 MHz Maximum Operating Frequency
   - t_pd = 3.5 ns Propagation Delay
   - TTL Compatible Inputs and Outputs
   - 5V Programmable Logic Core
   - ispJTAG^(TM) In-System Programmable via IEEE 1149.1(JTAG) Test Access Port
   - User-Selectable 3.3V or 5V I/O (48-Pin Package Only)Supports Mixed Voltage Systems
   - PCI Compatible Outputs (48-Pin Package Only)
   - Open-Drain Output Option
   - Electrically Erasable and Reprogrammable
   - Non-Volatile
   - Unused Product Term Shutdown Saves Power
* ispLSI OFFERS THE FOLLOWING ADDED FEATURES
   - Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
   - Reprogram Soldered Devices for Faster Prototyping
* OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD  PROGRAMMABLE GATE ARRAYS
    - Complete Programmable Device Can Combine Glue Logic and Structured Designs
    - Enhanced Pin Locking Capability
    - Three Dedicated Clock Input Pins
    - Synchronous and Asynchronous Clocks
    - Programmable Output Slew Rate Control to Minimize Switching Noise
    - Flexible Pin Placement
    - Optimized Global Routing Pool Provides Global Interconnectivity
* ispDesignEXPERT^(TM) LOGIC COMPILER AND COM-PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
   - Superior Quality of Results
   - Tightly Integrated with Leading CAE Vendor Tools
   - Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER^(TM)
   - PC and UNIX Platforms

Supply Voltage V_cc .................................. -0.5 to +7.0V
nput Voltage Applied........................-2.5 to V_CC +1.0V
Off-State Output Voltage Applied .....-2.5 to V_CC +1.0V
Storage Temperature................................-65 to 150
Case Temp. with Power Applied ..............-55 to 125
Max. Junction Temp. (T_J) with Power Applied ... 150
1. Stresses above  those listed  under  the "Absolute  Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

The ispLSI 2032E is a High Density Programmable Logic Device. The device contains 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides com-plete interconnectivity between all of these elements.The ispLSI 2032E features 5V in-system programmabil-ity and in-system diagnostic capabilities. The ispLSI2032E offers non-volatile reprogrammability of the logic,as well as the interconnect to provide truly reconfigurable systems.
The basic unit of logic on the ispLSI 2032E device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1.. A7 (see Figure 1). There are a total of eight GLBs in the ispLSI 2032E device. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered.Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.
The device also has 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually