Features: Designed for 2.7 to 3.6V VCC Operation6ns tpd Maximum5V Tolerant - Interface Capability With 5V TTL LogicSupports Live Insertion and WithdrawalIOFF Specification Guarantees High Impedance When VCC = 0VLVTTL CompatibleLVCMOS Compatible24mA Balanced Output Sink and Source CapabilityNear Ze...
MC74LCX16501: Features: Designed for 2.7 to 3.6V VCC Operation6ns tpd Maximum5V Tolerant - Interface Capability With 5V TTL LogicSupports Live Insertion and WithdrawalIOFF Specification Guarantees High Impedance ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: Operating range: 38 to 47 Gb/s (min.) (note)Signal regeneration with full-rate clock sig...
Symbol | Parameter | Value | Condition | Unit |
VCC | DC Supply Voltage | 0.5 to +7.0 | V | |
VI | DC Input Voltage | 0.5 VI +7.0 | V | |
VO | DC Output Voltage | 0.5 VO +7.0 | Output in 3State | V |
0.5 VO VCC + 0.5 |
Note 1. |
V | ||
IIK | DC Input Diode Current | 50 | VI < GND | mA |
IOK | DC Output Diode Current | 50 | VO < GND | mA |
+50 | VO > VCC | mA | ||
IO | DC Output Source/Sink Current | ±50 | mA | |
ICC | DC Supply Current Per Supply Pin | ±100 | mA | |
IGND | DC Ground Current Per Ground Pin | ±100 | mA | |
TSTG | Storage Temperature Range | 65 to +150 | °C |
The MC74LCX16501 is a high performance, noninverting 18bit universal bus transceiver operating from a 2.7 to 3.6V supply. This part is not byte controlled; it is "18bit" controlled. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX16501 inputs to be safely driven from 5V devices. The MC74LCX16501 is suitable for memory address driving and all TTL level bus oriented transceiver applications.
Data of MC74LCX16501 flow in each direction is controlled by Output Enable (OEAB, OEBA), Latch Enable (LEAB, LEBA) and Clock inputs (CAB, CBA). When LEAB is HIGH, the AtoB dataflow is transparent. When LEAB is LOW, and CAB is held at LOW or HIGH, the data A is latched; on the LOWtoHIGH transition of CAB the Adata is stored in the latch/flipflop. The outputs are active when OEAB is HIGH. When OEAB is LOW the Boutputs are in 3state. Similarly, the LEBA, OEBA and CBA control the BtoA dataflow. Please note that the output of MC74LCX16501 enables are complementary; OEAB is active HIGH, OEBA is active LOW.