Features: • Buffered Inputs and Outputs• Four Operating Modes• Typical Propagation Delay of 15ns at VCC = 5V, CL = 15pF, TA = 25oC• Fanout (Over Temperature Range)- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads- Bus Driver Outputs . . . . . . . . . . . . . 1...
CD74HCT259: Features: • Buffered Inputs and Outputs• Four Operating Modes• Typical Propagation Delay of 15ns at VCC = 5V, CL = 15pF, TA = 25oC• Fanout (Over Temperature Range)- Standard ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The 'HC259 and 'HCT259 Addressable Latch features the low-power consumption associated with CMOS circuitry and has speeds comparable to low-power Schottky.
CD74HCT259 latches three active modes and one reset mode. When both the Latch Enable (LE) and Master Reset (MR) inputs are low (8-line Demultiplexer mode) the output of the addressed latch follows the Data input and all other outputs are forced low. When both MR and LE are high (Memory Mode), all CD74HCT259 outputs are isolated from the Data input, i.e., all latches hold the last data presented before the LE transition from low to high. A condition of LE low and MR high (Addressable Latch mode) allows the addressed latch's output to follow the data input; all other latches are unaffected. The Reset mode (all outputs low) results when LE is high and MR is low.