Features: · ICC reduced by 50%· Ideal for addressable register applications· Clock enable for address and data synchronization applications· Eight edge-triggered D-type flip-flops· Buffered common clock· Outputs source/sink 24 mA· See 273 for master reset version· See 373 for transparent latch ver...
74ACT377: Features: · ICC reduced by 50%· Ideal for addressable register applications· Clock enable for address and data synchronization applications· Eight edge-triggered D-type flip-flops· Buffered common c...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The 74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.
The register of the 74ACT377 is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.