ZL50407

• Integrated Single-Chip 10/100/1000 Ethernet Switch
• Eight 10/100 Mbps auto-negotiating Fast Ethernet (FE) ports with RMII, MII, GPSI, Reverse MII & Reverse GPSI interface options
• One 10/100/1000 Mbps auto-negotiating port with GMII & MII interface options, that can be used as a WAN uplink or as a 9th port
• Operates stand-alone or can be cascaded with a second ZL50407 to reach 16 ports
• Embedded 2 Mbits (256 KBytes) internal memory
• supports up to 4 K byte frames
• L2 switching
• MAC address self learning, up to 4 K MAC addresses using internal table
• Supports the following spanning standards
- IEEE 802.1D spanning tree
- IEEE 802.1w rapid spanning tree
• Supports Ethernet multicasting and broadcasting and flooding control
• VLAN Support
• Supports port-based VLAN
• CPU access supports the following interface options:
• Serial interface in lightly managed mode, or in unmanaged mode with optional I2C EEPROM interface
• Failover Features
• Rapid link failure detection using hardware-generated heartbeat packets
• link failover in less than 50 ms
• Rate Control (both ingress and egress)
• Bandwidth rationing, Bandwidth on demand, SLA (Service Level Agreement)
• Smooth out traffic to uplink port
• Ingress Rate Control
- Back pressure
- Flow Control
- WRED (Weighted Random Early Discard)
• Egress Rate Control
• Down to 16 kbps Rate Control granularity
• Per queue traffic shaper on uplink port
• Packet Filtering and Port Security
• Static address filtering for source and/or destination MAC
• Static MAC address not subject to aging
• Secure mode freezes MAC address learning (each port may independently use this mode)
• Supports port authentication (IEEE 802.1x)
• QoS Support
• Supports IEEE 802.1p/Q Quality of Service with 2 transmission priority queues (4 for uplink port), with strict priority and/or WFQ service disciplines
• Provides 2 levels of dropping precedence with WRED mechanism
• User controls the WRED thresholds.
• Buffer management: per class and per port buffer reservations
• Port-based priority: VLAN priority in a tagged frame can be overwritten by the priority of Port VLAN ID
• Supports per-system option to enable flow control for best effort frames even on QoS enabled ports
• Classification based on:
• Port based priority
• VLAN Priority field in VLAN tagged frame
• DS/TOS field in IP packet
• UDP/TCP logical ports: 8 hard-wired and 8 programmable ports, including one programmable range
• The precedence of the above classifications is programmable
• Supports IEEE 802.3ad link aggregation
• 8 groups of up to 8 ports per group
• Allows trunking of ports located on cascaded chip
• Supports load sharing among trunked ports based on:
- Source port
- Source and/or destination MAC address
• Supports module hot swap on all ports
• MIB Statistics counters for all ports
• Full Duplex Ethernet IEEE 802.3x Flow Control
• Backpressure flow control for Half Duplex ports
• Hardware auto-negotiation through MII management interface (MDIO) for Ethernet ports
• Built-in reset logic triggered by system malfunction
• Built-In Self Test for internal SRAM
• IEEE-1149.1 (JTAG) test port

Caution: Stress above those listed may damage the device. Exposure to the Absolute Maximum Ratings for extended periods may affect device reliability. Functionality at or above these limits is not implied.

The ZL50407 is a low density, low cost, high performance, non-blocking Ethernet switch chip. A single chip provides 8 ports at 10/100 Mbps, 1 uplink port at 10/100/1000 Mbps, and a CPU interface for lightly managed and unmanaged switch applications. The chip supports up to 4 K MAC addresses and port-based Virtual LANs (VLANs).

With strict priority and/or WFQ transmission scheduling and WRED dropping schemes, the ZL50407 provides powerful QoS functions for various multimedia and mission-critical applications. The chip provides 2 transmission priorities (4 priorities for uplink port) and 2 levels of dropping precedence. Each packet is assigned a transmission priority and dropping precedence based on the VLAN priority field in a VLAN tagged frame, or the DS/TOS field, or the UDP/TCP logical port fields in IP packets. The ZL50407 recognizes a total of 16 UDP/TCP logical ports, 8 hard-wired and 8 programmable (including one programmable range).

The ZL50407 provides the ability to monitor a link, detect a simple link failure, and provide notification of the failure to the CPU. The CPU can then failover that link to an alternate link.

The ZL50407 supports 8 groups of port trunking/load sharing. Each group can contain up to 8 ports. Port trunking/load sharing can be used to group ports between interlinked switches to increase the effective network bandwidth.

In half-duplex mode, all ports support backpressure flow control, to minimize the risk of losing data during long activity bursts. In full-duplex mode, IEEE 802.3x flow control is provided. The ZL50407 also supports a per-system option to enable flow control for best effort frames, even on QoS-enabled ports.

Statistical information for SNMP and the Remote Monitoring Management Information Base (RMON MIB) are collected independently for all ports. Access to these statistical counters/registers is provided via the CPU interface. SNMP Management frames can be received and transmitted via the CPU interface, creating a complete network management solution.

The ZL50407 is fabricated using 0.18 micron technology. The ZL50407 is packaged in a 208-pin Ball Grid Array package.