Features: • Provides DS3/ E3 mapping/de-mapping for up to 3 tributaries through SONET STS-1 or SDH AU- 3 and/or TUG-3/AU-4 containers• Generates and terminates SONET/SDH section, line and path layers• Integrated SERDES with Clock Recovery Circuit• Provides SONET frame scram...
XRT94L33: Features: • Provides DS3/ E3 mapping/de-mapping for up to 3 tributaries through SONET STS-1 or SDH AU- 3 and/or TUG-3/AU-4 containers• Generates and terminates SONET/SDH section, line an...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $19.87 - 23.84 / Piece
Network Controller & Processor ICs 8-Bit TTL 3.3V temp -45 to 85C;UART
• Provides DS3/ E3 mapping/de-mapping for up to 3 tributaries through SONET STS-1 or SDH AU- 3 and/or TUG-3/AU-4 containers
• Generates and terminates SONET/SDH section, line and path layers
• Integrated SERDES with Clock Recovery Circuit
• Provides SONET frame scrambling and descrambling
• Integrated Clock Synthesizer that generates 155 MHz and 77.76 MHz clock from an external 12.96/19.44/77.76 MHz reference clock
• Integrated 3 E3/DS3/STS-1 De-Synchronizer circuit that de-jitter gapped clock to meet 0.05UIpp jitter requirements
• Access to Line or Section DCC
• Level 2 Performance Monitoring for E3 and DS3
• Supports mixing of STS-1E and DS3 or E3 and DS3 tributaries
• UTOPIA Level 2 interface for ATM or level 2P for Packets
• E3 and DS3 framers for both Transmit and Receive directions
• Complete Transport/Section Overhead Processing and generation per Telcordia and ITU standards
• Single PHY and Multi-PHY operations supported
• Full line APS support for redundancy applications
• Loopback support for both SONET/SDH as well as E3/DS3/STS-1
• Boundary scan capability with JTAG IEEE 1149
• 8-bit microprocessor interface
• 3.3 V ± 5% Power Supply; 5 V input signal tolerance
• -40 to +85 Operating Temperature Range
• Available in a 504 Ball TBGA package
Specifications | |
DataRate(s) | 1xSTS-3, 3xSTM-1, 3xDS3/E3/STS-1 |
Protocols | ATM, PPP |
Bus I/F | 8-Bit, 77.76MHz |
SystemBus I/F | Utopia/POS PHY |
Pwr Sup | 3.3V |
Pkgs | PBGA-504 |
Desynchronization
The process of mapping and subsequent de-mapping of individual DS3 or E3 signals into SONET's Synchronous Payload Envelope (SPE) can introduce excessive jitter and timing irregularities. XRT94L33 Exar's solution uses only one highly integrated programmable PLL so each channel can support multi-rate (DS3, E3 or STS-1) operations. Here jitter/timing irregularities are removed, and then desynchronized to provide a smooth GR-253-CORE specification-compliant clock signal. Once this operation is complete the signal is suitable for retransmission and returned to the data stream. Examples of jitter sources include mapping jitter, caused by bit justification, or stuffing, to match the asynchronous bit rate to a synchronous transport signal; and pointer jitter, the outcome of frequency mismatches between two networks that offset the payload and cause pointer movement.
Product Highlights
The XRT94L33 has an integrated clock and data recovery plus a serializer/ deserializer running at 155.52 MHz in order to support STS-3/STM-1 rate data allowing it to interface to an optical module. The chip offers three mappers for performing STS-1/VC-3 to STS-1/DS3/E3 mapping functions -- one for each STS-1/DS3/E3 framer.
Mapping and demapping in the XRT94L33 can occur in one of three modes. The first mode allows clear channel DS3, E3 or STS-1 to be directly mapped/ demapped to an STS-3 stream. This mode allows direct seamless connection to an EXAR LIU such as the XRT73L03 for termination on the DS3/E3/STS-1 side. The other two modes allow ATM cells or POS packets to be mapped onto the STS-3 directly. These modes provide termination either through a UTOPIA level II bus for ATM or a POS-PHY bus for POS.
Other features of XRT94L33 include an on-chip clock synthesizer that generates 155.52 and 77.76 MHz clocks from a single 12.96, 19.44 or 77.76 MHz master clock providing development flexibility, reduced cost and ease of design. The device supports 1:1 and 1+1 Automatic Protection Switching (APS) through the K1 and K2 bytes allowing the device to be switched from primary to backup at the frame boundary. Level 2 performance monitoring capability is included allowing the analysis of overhead and payload envelope information with minimal data path delay.
Standards Compliance
Compliant to industry standards, the XRT94L33 supports Bellcore GR-253 by mapping and demapping asynchronous DS3 data into a STS-1 signal. In addition, it provides SDH TUG-3/VC-3 mapping or DS3/E3 in conformance with the ITU-T G. 707. Also, the XRT94L33 supports the ITU-T G.751, G.755, ETSI TBR24, GR253-CORE, GR-499-CORE and ANSI T1.105.03b jitter specifications.