XRT94L31

Features: · Provides DS3/ E3 mapping/de-mapping for up to 3 tributaries through SONET STS-1 or SDH AU-3 and/or TUG-3/AU-4 containers· Generates and terminates SONET/SDH section, line and path layers· Integrated SERDES with Clock Recovery Circuit· Provides SONET frame scrambling and descrambling· I...

product image

XRT94L31 Picture
SeekIC No. : 004549532 Detail

XRT94L31: Features: · Provides DS3/ E3 mapping/de-mapping for up to 3 tributaries through SONET STS-1 or SDH AU-3 and/or TUG-3/AU-4 containers· Generates and terminates SONET/SDH section, line and path layers...

floor Price/Ceiling Price

Part Number:
XRT94L31
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/7

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

· Provides DS3/ E3 mapping/de-mapping for up to 3 tributaries through SONET STS-1 or SDH AU-3 and/or TUG-3/AU-4 containers
· Generates and terminates SONET/SDH section, line and path layers
· Integrated SERDES with Clock Recovery Circuit
· Provides SONET frame scrambling and descrambling
· Integrated Clock Synthesizer that generates 155 MHz and 77.76 MHz clock from an external 12.96/ 19.44/77.76 MHz reference clock
· Integrated 3 E3/DS3/STS-1 De-Synchronizer circuit that de-jitter gapped clock to meet 0.05UIpp jitter requirements
· Access to Line or Section DCC
· Level 2 Performance Monitoring for E3 and DS3
· Supports mixing of STS-1E and DS3 or E3 and DS3 tributaries
· E3 and DS3 framers for both Transmit and Receive directions
· Complete Transport/Section Overhead Processing and generation per Telcordia and ITU standards
· Full line APS support for redundancy applications
· Loopback support for both SONET/SDH as well as E3/DS3/STS-1
· Boundary scan capability with JTAG IEEE 1149
· 8-bit microprocessor interface
· 3.3 V ± 5% Power Supply; 5 V input signal tolerance
· -40°C to +85°C Operating Temperature Range
· Available in a 504 Ball TBGA package






Application

· Network switches
· Add/Drop Multiplexer
· W-DCS Digital Cross Connect Systems





Specifications

Specifications
DataRate(s) 1xOC-3
Protocols SONET/SDH
Bus I/F n/a
SystemBus I/F n/a
Pwr Sup 3.3V
Pkgs TBGA-504





Description

The XRT94L31 is a highly integrated SONET/SDH terminator designed for E3/DS3/STS-1 mapping/demapping functions from either the STS-3 or STM-1 data stream. The XRT94L31 interfaces directly to the optical transceiver.

The XRT94L31 processes the section, line and path overhead in the SONET/SDH data stream. The processing of path overhead bytes within the STS-1s or TUG-3s includes 64 bytes for storing the J1 bytes.

Path overhead bytes can be accessed through the microprocessor interface or via serial interface.

The XRT94L31 uses the internal E3/DS3 De- Synchronizer circuit with an internal pointer leak algorithm for clock smoothing as well as to remove the jitter due to mapping and pointer movements.

These De-Synchronizer circuits do not need any external clock reference for its operation.

The SONET/SDH transmit blocks allow flexible insertion of TOH and POH bytes through both Hardware and Software. Individual POH bytes for the transmitted SONET/SDH signal are mapped either from the XRT94L31 memory map or from external interface. A1, A2 framing pattern, C1 byte and H1, H2 pointer byte are generated.

The SONET/SDH receive blocks receive SONET STS-3 signal or SDH STM-1 signal and perform the necessary transport and path overhead processing.The XRT94L31 provides a line side APS (Automatic Protection Switching) interface by offering redundant receive serial interface to be switched at the frame boundary.

The XRT94L31 provides 3 mappers for performing STS-1/VC-3 to STS-1/DS3/E3 mapping function, one for each STS-1/DS3/E3 framers.A PRBS test pattern generation and detection is implemented to measure the bit-error performance.A general-purpose microprocessor interface is included for control, configuration and monitoring.






Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Batteries, Chargers, Holders
Fans, Thermal Management
Tapes, Adhesives
803
RF and RFID
Memory Cards, Modules
Test Equipment
View more