Features: · 14-Bit Resolution, No Missing Codes· One-channel 6MSPS Pixel Rate· Triple-channel 2MSPS Pixel Rate· 6-Bit Programmable Gain Amplifier· 8-Bit Programmable Offset Adjustment· CIS or CCD Compatibility· Internal Clamp for CIS or CCD AC Coupled Configurations· 5V Operation· Serial Load Cont...
XRD9824: Features: · 14-Bit Resolution, No Missing Codes· One-channel 6MSPS Pixel Rate· Triple-channel 2MSPS Pixel Rate· 6-Bit Programmable Gain Amplifier· 8-Bit Programmable Offset Adjustment· CIS or CCD Co...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Specifications | |
No. ofCH | 3 |
CDS(CCD Input) | Yes |
S&H/T&H(CIS Input) | Yes |
PGA Res. | 6-Bit |
OffsetRange | 8-Bit |
A/DRes. | 14-Bit |
A/DSpeed | 6-MSPS |
Sup V | 3V or 5V |
Pwr (Typ) | 200mW |
Pkgs | SOIC-20 |
The XRD9824 is a complete linear CIS or CCD sensor signal processor on a single monolithic chip. The XRD9824 includes a high speed 14-bit resolution ADC, a 6-bit Programmable Gain Amplifier with gain adjustment of 1 to 10, and 8-bit programmable input referred offset calibration range of 800mV.
In the CCD configuration the input signal is AC coupled with an external capacitor. An internal clamp sets the black level. In the CIS configuration, the clamp switch can be disabled and the CIS output signal is DC coupled from the CIS sensor to the XRD9824. The CIS signal is level shifted to VRB in order to use the full range of the ADC. In the CIS configuration the input can also be AC coupled similar to the CCD configuration. This enables CIS signals with large black levels to be internally clamped to a DC reference equal to the black level. The DC reference is internally subtracted from the input signal.
The CIS configuration can also be used in other applications that do not require CDS function, such as low cost data acquisition.