Specifications Specifications CH 2 CPUInterface Intel Data Rate@5/3.3/2.5V na/16/12.5 Tx/RxFIFO(Bytes) 16/16 Tx/RxFIFOCtrs No Tx/RxFIFOINT Trig 4 Levels/ 4 Levels AutoRTS/CTS Yes IrDaSup Yes 5VTolInputs Yes Sup V 2.25-3.6 Pkgs PLCC-44, QFN-32Descrip...
XR16V2552: Specifications Specifications CH 2 CPUInterface Intel Data Rate@5/3.3/2.5V na/16/12.5 Tx/RxFIFO(Bytes) 16/16 Tx/RxFIFOCtrs No Tx/RxFIFOINT Trig 4 Levels/ 4 Levels Aut...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Specifications | |
CH | 2 |
CPUInterface | Intel |
Data Rate@5/3.3/2.5V | na/16/12.5 |
Tx/RxFIFO(Bytes) | 16/16 |
Tx/RxFIFOCtrs | No |
Tx/RxFIFOINT Trig | 4 Levels/ 4 Levels |
AutoRTS/CTS | Yes |
IrDaSup | Yes |
5VTolInputs | Yes |
Sup V | 2.25-3.6 |
Pkgs | PLCC-44, QFN-32 |
The XR16V25521 (V2552) is a high performance dual universal asynchronous receiver and transmitter (UART) with 16 byte TX and RX FIFOs. The device operates from 2.25 to 3.6 volts with 5 Volt tolerant inputs and is pin-to-pin compatible to Exar's ST16C2552 and XR16L2552. The V2552 register set is compatible to the ST16C2552 and the XR16L2552. It supports the Exar's enhanced features of selectable FIFO trigger level, automatic hardware (RTS/CTS) and software (Xon/Xoff) flow control, and a complete modem interface. Onboard registers provide the user with operational status and data error flags. An internal loopback capability allows system diagnostics. Independent programmable baud rate generators are provided in each channel to select data rates up to 16 Mbps at 3.3 Volt with 4X sampling clock. The XR16V2552 is available in 44-pin PLCC and 32-pin QFN packages.
For UART technical support or to obtain an IBIS model for this product, please email Exar's UART Technical Support group.
NOTE: 1Covered by U.S. Patent #5,649,122
For UART technical support or to obtain an IBIS model for this product, please email Exar's UART Technical Support group.