Specifications Specifications CH 2 CPUInterface Intel or Motorola Data Rate@5/3.3/2.5V na/16/12.5 Tx/RxFIFO(Bytes) 16/16 Tx/RxFIFOCtrs No Tx/RxFIFOINT Trig 4 Levels/ 4 Levels AutoRTS/CTS Yes IrDaSup Yes 5VTolInputs Yes Sup V 2.25-3.6 Pkgs TQFP-48, Q...
XR16V2551: Specifications Specifications CH 2 CPUInterface Intel or Motorola Data Rate@5/3.3/2.5V na/16/12.5 Tx/RxFIFO(Bytes) 16/16 Tx/RxFIFOCtrs No Tx/RxFIFOINT Trig 4 Levels/ 4 L...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Specifications | |
CH | 2 |
CPUInterface | Intel or Motorola |
Data Rate@5/3.3/2.5V | na/16/12.5 |
Tx/RxFIFO(Bytes) | 16/16 |
Tx/RxFIFOCtrs | No |
Tx/RxFIFOINT Trig | 4 Levels/ 4 Levels |
AutoRTS/CTS | Yes |
IrDaSup | Yes |
5VTolInputs | Yes |
Sup V | 2.25-3.6 |
Pkgs | TQFP-48, QFN-32 |
The XR16V25511 (V2551) is a high performance dual universal asynchronous receiver and transmitter (UART) with 16 byte TX and RX FIFOs. The device operates from 2.25 to 3.6 volts with 5 Volt tolerant inputs and is pin-to-pin compatible to Exar's XR16V2651 and XR16L2551. The device includes 2 additional capabilities over the XR16V2550: Intel and Motorola data bus selection and a "PowerSave" mode to further reduce sleep current to a minimum during sleep mode. It supports Exar's enhanced features of selectable FIFO trigger level, automatic hardware (RTS/CTS) and software flow control, and a complete modem interface. An internal loopback capability allows system diagnostics. Independent programmable fractional baud rate generators are provided in each channel to select data rates up to 16 Mbps at 3.3 Volt and 4X sampling clock. The XR16V2551 is available in 48-pin TQFP and 32-pin QFN packages.
For UART technical support or to obtain an IBIS model for this product, please email Exar's UART Technical Support group.
NOTE: 1Covered by U.S. Patent #5,649,122
For UART technical support or to obtain an IBIS model for this product, please email Exar's UART Technical Support group.