Specifications Specifications CH 8 CPUInterface Intel or Motorola Data Rate@5/3.3/2.5V na/15/2.5 Tx/RxFIFO(Bytes) 16/16 Tx/RxFIFOCtrs Yes Tx/RxFIFOINT Trig Program/ Program AutoRTS/CTS Yes IrDaSup Yes 5VTolInputs Yes Sup V 1.62-3.63 Pkgs QFP-100Desc...
XR16M598: Specifications Specifications CH 8 CPUInterface Intel or Motorola Data Rate@5/3.3/2.5V na/15/2.5 Tx/RxFIFO(Bytes) 16/16 Tx/RxFIFOCtrs Yes Tx/RxFIFOINT Trig Program/ Prog...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Specifications | |
CH | 8 |
CPUInterface | Intel or Motorola |
Data Rate@5/3.3/2.5V | na/15/2.5 |
Tx/RxFIFO(Bytes) | 16/16 |
Tx/RxFIFOCtrs | Yes |
Tx/RxFIFOINT Trig | Program/ Program |
AutoRTS/CTS | Yes |
IrDaSup | Yes |
5VTolInputs | Yes |
Sup V | 1.62-3.63 |
Pkgs | QFP-100 |
The XR16M598¹ (598), is a 1.62V to 3.63V Octal Universal Asynchronous Receiver and Transmitter (UART). The highly integrated device is designed for high bandwidth requirement in communication systems. The global interrupt source register provides a complete interrupt status indication for all 8 channels to speed up interrupt parsing. Each UART has its own 16C550 compatible set of configuration registers, TX and RX FIFOs of 16 bytes, fully programmable transmit and receive FIFO trigger levels, automatic RTS/CTS or DTR/DSR hardware flow control with programmable hysteresis, automatic software (Xon/Xoff) flow control, RS-485 half-duplex direction control with programmable turn-around delay, Intel or Motorola bus interface and sleep mode with a wake-up indicator.
NOTE: ¹Covered by US patents #5,649,122 and #5,949,787
For UART technical support or to obtain an IBIS model for this product, please email Exar's UART Technical Support group.