XC228x Selling Leads, Price trend, XC228x DataSheet download, circuit diagram from SeekIC.com

Features: For a quick overview or reference, the XC228x's properties are listed here in acondensed way.• High Performance 16-bit CPU with 5-Stage Pipeline 15 ns Instruction Cycle Time at 66 MHz CPU Clock (Single-Cycle Execution) 1-Cycle 32-bit Addition and Subtraction with 40-bit Result 1-Cy...

See larger image

SeekIC No. : 004547768 Detail

XC228x: Features: For a quick overview or reference, the XC228x's properties are listed here in acondensed way.• High Performance 16-bit CPU with 5-Stage Pipeline 15 ns Instruction Cycle Time at 66 MH...

XC228x Data Sheet

Get Latest Price

Part Number:: XC228x
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2024/12/21

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

For a quick overview or reference, the XC228x's properties are listed here in a
condensed way.
• High Performance 16-bit CPU with 5-Stage Pipeline
15 ns Instruction Cycle Time at 66 MHz CPU Clock (Single-Cycle Execution)
1-Cycle 32-bit Addition and Subtraction with 40-bit Result
1-Cycle Multiplication (16 * 16 bit)
1-Cycle Multiply-and-Accumulate (MAC) Instructions
Background Division (32 / 16 bit) in 21 Cycles
Enhanced Boolean Bit Manipulation Facilities
Zero-Cycle Jump Execution
Additional Instructions to Support HLL and Operating Systems
Register-Based Design with Multiple Variable Register Banks
Fast Context Switching Support with Two Additional Local Register Banks
16 Mbytes Total Linear Address Space for Code and Data
1024 Bytes On-Chip Special Function Register Area (C166 Family Compatible)
• 16-Priority-Level Interrupt System with up to 87 Sources, Selectable External Inputs
for Interrupt Generation and Wake-Up, Sample-Rate down to 15 ns
• 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via
Peripheral Event Controller (PEC), 24-Bit Pointers Cover Total Address Space
• Clock Generation from Internal or External Clock Sources,
via on-chip PLL or via Prescaler
• On-Chip Memory Modules
1 Kbyte On-Chip Stand-By RAM (SBRAM)
2 Kbytes On-Chip Dual-Port RAM (DPRAM)
16 Kbytes On-Chip Data SRAM (DSRAM)
Upt to 64 Kbytes On-Chip Program/Data SRAM (PSRAM)
Up to 768 Kbytes On-Chip Program Memory (Flash Memory)
• On-Chip Peripheral Modules
Two Synchronizable A/D Converters with a total of 24 Channels, 10-bit Resolution,
Conversion Time down to 1.2 s, Optional Data Preprocessing (Data Reduction,
Range Check)
16-Channel General Purpose Capture/Compare Unit (CAPCOM2)
Up to four Capture/Compare Units for flexible PWM Signal Generation (CCU6x)
Multi-Functional General Purpose Timer Unit with 5 Timers
Six Serial Interface Channels to be used as UART, LIN, High-Speed Synchronous
Channel (SPI/QSPI), IIC Bus Interface (10-bit addressing, 400 kbit/s), IIS Interface On-Chip MultiCAN Interface (Rev. 2.0B active) with 128 Message Objects
(Full CAN/Basic CAN) on up to 5 CAN Nodes and Gateway Functionality
On-Chip Real Time Clock
• Up to 12 Mbytes External Address Space for Code and Data
Programmable External Bus Characteristics for Different Address Ranges
Multiplexed or Demultiplexed External Address/Data Buses
Selectable Address Bus Width
16-Bit or 8-Bit Data Bus Width
Five Programmable Chip-Select Signals
Hold- and Hold-Acknowledge Bus Arbitration Support
• Single Power Supply from 3.0 V to 5.5 V
• Power Reduction Modes with Flexible Power Management
• Programmable Watchdog Timer and Oscillator Watchdog
• Up to 118 General Purpose I/O Lines
• On-Chip Bootstrap Loader
• Supported by a Large Range of Development Tools like C-Compilers, Macro-
Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators,
Logic Analyzer Disassemblers, Programming Boards
• On-Chip Debug Support via JTAG Interface
• 144-Pin Green LQFP Package, 0.5 mm (19.7 mil) pitch

Pinout

Connection Diagram

Specifications

Parameter	Symbol	Values			Unit	Note / Test Condition
Parameter	Symbol	Min.	Typ.	Max.	Unit	Note / Test Condition
Storage temperature	T_ST	-65		150
Junction temperature	T_J	-40		150		under bias
Voltage on V_DDI pins with respect to ground (V_SS)	V_DDIM, V_DDI1	-0.5		1.65	V
Voltage on V_DDP pins with respect to ground (V_SS)	V_DDPA, V_DDPB	-0.5		6.0	V
Voltage on any pin with respect to ground (V_SS)	V_IN	-0.5		VDDP + 0.5	V	V_IN < V_DDPmax
Input current on any pin during overload condition		-10		10	mA
Absolute sum of all input currents during overload condition				\|100\|	mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
During absolute maximum rating overload conditions (V_IN > V_DDP or V_IN < V_SS) the voltage on V_DDP pins with respect to ground (V_SS) must not exceed the values defined by the absolute maximum ratings.

Description

XC228x

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Prototyping Products(332)

Memory Cards, Modules(216)

Industrial Controls, Meters(3690)

Cables, Wires - Management(4448)

Semiconductor Modules(17785)

Isolators(194)