Features: • 2MHz Clock Rate• Low Power CMOS - <1m A Standby Current -<5mA Active Current• 2.7V To 5.5V Power Supply• SPI Modes (0,0 & 1,1)• 8K X 8 Bits -32 Byte Page Mode• Block Lock Protection - Protect 1/4, 1/2 or all of E2PROM Array• Built-in ...
X25642: Features: • 2MHz Clock Rate• Low Power CMOS - <1m A Standby Current -<5mA Active Current• 2.7V To 5.5V Power Supply• SPI Modes (0,0 & 1,1)• 8K X 8 Bits -32 By...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
DescriptionThe X25642V-2.7 belongs to the X25642 series. It is a kind of CMOS 65,536-bit serial E2...
Temperature under Bias.........................65 to +135
Storage Temperature .............................65 to +150
Voltage on any Pin with Respectto VSS..............1V to +7V
D.C. Output Current .................................................. 5mA
(Soldering, 10 seconds) ...........................................300
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
The X25642 is a CMOS 65,536-bit serial E2PROM, internally organized as 8K x 8. The X25642 features a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple three-wire bus. The bus signals are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a chip select (CS) input, allowing any number of devices to share the same bus.
The X25642 also features two additional inputs that provide the end user with added flexibility. By asserting the HOLD input, the X25642 will ignore transitions on its inputs, thus allowing the host to service higher priority interrupts. The WP input can be used as a hardwire input to the X25642 disabling all write attempts to the status register, thus providing a mechanism for limiting end user capability of altering 0, 1/4, 1/2 or all of the memory.
The X25642 utilizes Xicor's proprietary Direct WriteTMcell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.