Features: · 53% Space Savings vs. Monolithic Solution· Reduced System Inductance and Capacitance· Pinout and Footprint Compatible to SSRAM 119 BGA· 3.3V Operating Supply Voltage· Fully Synchronous to Positive Clock Edge· Clock Frequencies of 133MHZ, 125MHZ and 100MHZ· Burst Operation· Sequ...
WED3DL328V: Features: · 53% Space Savings vs. Monolithic Solution· Reduced System Inductance and Capacitance· Pinout and Footprint Compatible to SSRAM 119 BGA· 3.3V Operating Supply Voltage· Fully Synchron...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: Footprint compatible with WED3C7558M-XBX and WED3C750A8M-200BXImplementation of AltivecT...
Features: · Footprint compatible with WED3C7410E16M-XBX, WED3C7558M-XBX and WED3C750A8M-200BX· Imp...
Features: * Footprint compatible with WED3C7558M-XBX and WED3C750A8M-200BX* Implementation of Alti...
Parameter | Symbol | Min | Max | Units |
Power Supply Voltage | VCC/VCCQ | -1.0 | +4.6 | V |
Input Voltage | VIN | -1.0 | +4.6 | V |
Output Voltage | VOUT | -1.0 | +4.6 | V |
Operating Temperature | tOPR | -0 | +70 | °C |
Storage Temperature | tSTG | -55 | +125 | °C |
Power Dissipation | PD | - | 1.5 | W |
Short Circuit Output Current | IOS | - | 50 | mA |
The WED3DL328V is an 8Mx32 Synchronous DRAM configured as 4x2Mx32. The SDRAM BGA is constructed with two 8Mx16 SDRAM die mounted on a multi-layer laminate substrate and packaged in a 119 lead, 14mm by 22mm, BGA.
The WED3DL328V is an ideal SDRAM wide I/O memory solution for all high performance, computer applications which include Network Processors, DSPs and Functional ASICs.
The WED3DL328V is available in clock speeds of 133MHZ, 125MHZ and 100MHZ. The range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.
The package and design provides performance enhancements via a 50% reduction in capacitance vs. two monolithic devices. The design includes internal ground and power planes which reduces inductance on the ground and power pins allowing for improved decoupling and a reduction in system noise.