Features: Access Times of 70, 90, 100, 120ns Packaging• 159 PBGA, 13x22mm 1.27mm pitch 1,000,000 Erase/Program Cycles per sector Page Mode• Page size is 8 words: Fast page read access fromrandom locations within the page. Sector Architecture• Bank A (16Mb): 4Kw x 8 and 32 Kw x ...
W78M32V-XBX: Features: Access Times of 70, 90, 100, 120ns Packaging• 159 PBGA, 13x22mm 1.27mm pitch 1,000,000 Erase/Program Cycles per sector Page Mode• Page size is 8 words: Fast page read access ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter | Unit | |
Operating Temperature | -55 to +125 | |
Supply Voltage Range (VCC) | -0.5 to +4.0 | V |
Storage Temperature Range | -55 to +125 | |
Endurance (write/erase cycles) | 1,000,000 min. | cycles |
NOTES:
1. Stesses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
2. Minimum DC input voltage on pins A9, OE#, RESET#, and WP#/ACC is 0.5V. During voltage transitions, A9, OE#, WP#/ACC, and RESET# may overshoot VSS to 2.0V for periods of up to 20 ns. See Figure 8. Maximum DC input voltage on pin A9, OE#, and RESET# is +12.5V which may overshoot to +14.0V for periods up to 20 ns. Maximum DC input voltage on WP#/ACC is +9.5V which may overshoot to +12.0V for periods up to 20 ns.
The W78M32V-XBX is a 256Mb, 3.3 volt-only Page Mode and Simultaneous Read/Write Flash memory device.
The device offers fast page access times allowing high speed microprocessors to operate without wait states.
To eliminate bus contention the device has separate chip enable (CS#), write enable (WE#) and output enable (OE#) controls. Simultaneous Read/Write Operation with Zero Latency.
The Simultaneous Read/Write architecture provides simultaneous operation by dividing the memory space into 4 banks, which can be considered to be four separate memory arrays as far as certain operations are concerned.
The device can improve overall system performance by allowing a host system to program or erase in one bank, then immediately and simultaneously read from another bank with zero latency (with two simultaneous operations operating at any one time). This releases the system from waiting for the completion of a program or erase operation, greatly improving system performance.
The device can be organized in both top and bottom sector confi gurations. The banks are organized as follows: