Features: • Single power supply o 4.5V to 5.5V (W682510) o 2.7V to 3.8V (W682310)• Typical power dissipation of 35 mW, power-down mode of 5 W• Fully-differential analog circuit design• On-chip precision reference- o W682510: 1.73V for a 0.8 dBm 0TLP at 600 o W682310: 1.41V...
W682310: Features: • Single power supply o 4.5V to 5.5V (W682510) o 2.7V to 3.8V (W682310)• Typical power dissipation of 35 mW, power-down mode of 5 W• Fully-differential analog circuit des...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Condition |
Value |
Junction temperature | 1500C |
Storage temperature range | -650C to +1500C |
Voltage Applied to any pin | (VSS - 0.3V) to (VDD + 0.3V) |
Voltage applied to any pin (Input current limited to +/-20 mA) |
(VSS 1.0V) to (VDD + 1.0V) |
Lead temperature (soldering 10 seconds) | 3000C |
VDD - VSS | -0.5V to +6V |
The W682510 and W682310 are general-purpose dual channel PCM CODECs with pin-selectable -Law or A-Law companding. The device is compliant with the ITU G.712 specification. It operates from a single power supply (+5V for the W682510, +3V for the W682310) and is available in 20-pin PDIP (W682510 only), SSOP, and 24-pin SOP package options. Functions performed include digitization and reconstruction of voice signals, and band limiting and smoothing filters required for PCM systems. The filters are compliant with ITU G.712 specification. The W682510 and W682310 performance is specified over the industrial temperature range of 40°C to +85°C.
The W682510 includes an on-chip precision voltage reference and receive output buffer amplifiers, capable of driving 600 loads (line transformers.) The analog section is fully differential, reducing noise and improving the power supply rejection ratio. The data transfer protocol supports either parallel or serial synchronous communications for PCM applications. The W682510 and W682310 have a build in PLL that eliminates the need for a master clock and automatically determines the division ratio for the required internal clock.