Features: • 17 Input by 17 Output Crosspoint Switch• 2.5Gb/s NRZ Data Bandwidth• 42 Gb/s Aggregate Bandwidth• TTL Compatible P Interface• Differential PECL Data Inputs• On-chip 50 Input Terminations• 50 Source Terminated PECL Output Drivers• Single 3...
VSC834: Features: • 17 Input by 17 Output Crosspoint Switch• 2.5Gb/s NRZ Data Bandwidth• 42 Gb/s Aggregate Bandwidth• TTL Compatible P Interface• Differential PECL Data Inputs&...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The VSC834 is a monolithic 17x17 asynchronous crosspoint switch designed to carry broadband data streams at up to 2.5Gb/s. The non-blocking switch core is programmed through a parallel microprocessor interface that allows random access programming of each output port. A high degree of signal integrity is maintained through the chip through fully differential signal paths.
The crosspoint function is based on a multiplexer tree architecture. Each data output is driven by a 17:1 multiplexer tree that can be programmed to one and only one of its 17 inputs, and each data input can be programmed to multiple outputs. The signal path is unregistered, so no clock is required for the data inputs. The signal path is asynchronous, so there are no restrictions on the phase, frequency, or signal pattern at each input. Each input channel has an activity monitor function that can be used to identify loss of activity (LOA). An interrupt pin is provided to signal LOA, after which an external controller can query the chip to determine the channel( s) on which the fault occurred.
Each output driver of VSC834 is a fully differential switched current driver with on-die back-terminations for maximum signal integrity. Data inputs are terminated on die through 50 resistors connected to VTERM.
The parallel interface of VSC834 uses TTL levels, and provides address, data, and control pins that are compatible with a microprocessor-style interface. The control port provides access to all chip functions, including LOA, and programming. Program buffering is provided to allow multiple program assignments to be queued and issued simultaneously via a single configure command.