Features: `Complete MIL-STD-1760A Notice I through III remote terminal interface`1K x 16 of on-chip static RAM for message data, completely accessible to host`Self-test capability, including continuous loop-back compare` Programmable memory mapping via pointers for efficient use of internal memory...
UTI760A: Features: `Complete MIL-STD-1760A Notice I through III remote terminal interface`1K x 16 of on-chip static RAM for message data, completely accessible to host`Self-test capability, including continu...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL |
PARAMETER |
LIMITS |
UNIT |
VDD |
DC supply voltage |
-0.3 to +7.0 |
V |
VIO |
Voltage on any pin |
-0.3 to VDD+0.3 |
V |
II |
DC input current |
±10 |
mA |
TSTG |
Storage temperature |
-65 to +150 |
|
PD |
Maximum power dissipation 1 |
300 |
mW |
TJ |
Maximum junction temperature |
+175 |
|
QJC |
Thermal resistance, junction-to-case |
20 |
/W |
Note:
1. Does not reflect the added PD due to an output short-circuited.
* Stressesoutsidethelistedabsolutemaximumratingsmaycausepermanentdamagetothedevice.
Thisisastressratingonly, and functional operation of the device at these or any other conditions
beyond limits indicated in the operational sections of this specification is not recommended.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
The UTI760A is a monolithic CMOS VLSI solution to the requirements of the dual-redundant MIL-STD-1553B interface as specified by MIL-STD-1760A. Designed to reduce cost and space in the mission stores interface, the
RTS integrates the remote terminal logic with a userconfigured 1K x 16 static RAM. In addition, the RTS has a flexible subsystem interface to permit use with most processors or controllers.
The RTS of the UTI760A provides all protocol, data handling, error checking, and memory control functions, as well as comprehensive self-test capabilities. The RTS's memory meets all of a mission store's message storage needs through user-defined memory mapping. This memory-mapped architecture allows multiple message buffering at