Features: ` 15 to 75 MHz shift clock support` Low power consumption` Power-down mode <216W (max)` Cold sparing all pins` Narrow bus reduces cable size and cost` Up to 1.575 Gbps throughput` Up to 197 Megabytes/sec bandwidth` 325 mV (typ) swing LVDS devices for low EMI` PLL requires no external ...
UT54LVDS217: Features: ` 15 to 75 MHz shift clock support` Low power consumption` Power-down mode <216W (max)` Cold sparing all pins` Narrow bus reduces cable size and cost` Up to 1.575 Gbps throughput` Up to...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • 1.2radiation-hardened CMOS - Latchup immune• High speed• Low power c...
Features: •1.2 radiation-hardened CMOS- Latchup immune• High speed• Low power co...
SYMBOL | PARAMETER | LIMITS |
VDD | DC supply voltage | -0.3 to 4.0V |
VI/O | Voltage on any pin4 | -0.3 to (VDD + 0.3V) |
TSTG | Storage temperature | -65 to +150 |
PD | Maximum power dissipation | 2 W |
TJ | Maximum junction temperature2 | +15 |
JC | Thermal resistance, junction-to-case3 | 10/W |
II | DC input current | ±10mA |
The UT54LVDS217 Serializer converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted.
At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a rate of 525 Mbps per LVDS data channel. Using a 75MHz clock, the data throughput is 1.575 Gbit/s (197 Mbytes/sec).
The UT54LVDS217 Serializer allows the use of wide, high speed TTL interfaces while reducing overall EMI and cable size.
All pins of the UT54LVDS217 have Cold Spare buffers. These buffers will be high impedance when VDD is tied to VSS.