Features: · Voltage translation- 5V bus to 3.3V bus- 3.3V bus to 5V bus· Cold sparing- 1MW minimum input impedance power-off· 0.6mm Commercial RadHardTM CMOS- Total dose: 100K rad(Si)- Single Event Latchup immune· High speed, low power consumption· Schmitt trigger inputs to filter noisy signals· A...
UT54ACS164245S: Features: · Voltage translation- 5V bus to 3.3V bus- 3.3V bus to 5V bus· Cold sparing- 1MW minimum input impedance power-off· 0.6mm Commercial RadHardTM CMOS- Total dose: 100K rad(Si)- Single Event ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • 1.2radiation-hardened CMOS - Latchup immune• High speed• Low power c...
Features: •1.2 radiation-hardened CMOS- Latchup immune• High speed• Low power co...
SYMBOL |
PARAMETER |
LIMIT (Mil only) |
UNITS |
VI/O |
Voltage any pin |
-.3 to VDD1 +.3 |
V |
VDD1 |
Supply voltage |
-0.3 to 6.0 |
V |
VDD2 |
Supply voltage |
-0.3 to 6.0 |
V |
TSTG |
Storage Temperature range |
-65 to +150 |
|
TJ |
Maximum junction temperature |
+175 |
|
JC |
Thermal resistance junction to case |
20 |
/W |
II |
DC input current |
±10 |
mA |
PD |
Maximum power dissipation |
1 |
W |
The 16-bit wide UT54ACS164245S MultiPurpose transceiver is built using UTMC's Commercial RadHardTM epitaxial CMOS technology and is ideal for space applications. This high speed, low power UT54ACS164245S transceiver is designed to perform multiple functions including: asynchronous two-way communication, signal buffering, voltage translation, and cold sparing. With VDD equal to zero volts, the UT54ACS164245S outputs and inputs present a minimum impedance of 1MW making it ideal for "cold spare" applications. Balanced outputs and low "on" output impedance make the UT54ACS164245S well suited for driving high capacitance loads and low impedance backplanes. The UT54ACS164245S enables system designers to interface 3.3 volt CMOS compatible components with 5 volt CMOS components. For voltage translation, the A port interfaces with the 3.3 volt bus; the B port interfaces with the 5 volt bus. The direction control (DIRx) controls the direction of data flow. The output enable (OEx) overrides the direction control and disables both ports. These signals can be driven from either port A or B. The direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver.