Position: Home  > All Categories> Integrated Circuits (ICs) > UPD72850A

UPD72850A

Features: * The Three-port Physical Layer LSI complies to IEEE P1394a draft 2.0* Connection debounce* Arbitration enhancements Arbitrated short bus reset Ack-accelerated arbitration Fly-by concatenation Multiple-speed packet concatenation Arbitration enhancements and cycle start (controlled by the...

product image

UPD72850A Picture
See larger image
SeekIC No. : 004538241 Detail

UPD72850A: Features: * The Three-port Physical Layer LSI complies to IEEE P1394a draft 2.0* Connection debounce* Arbitration enhancements Arbitrated short bus reset Ack-accelerated arbitration Fly-by concatena...

UPD72850A Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
UPD72850A
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/22

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

* The Three-port Physical Layer LSI complies to IEEE P1394a draft 2.0
* Connection debounce
* Arbitration enhancements
      Arbitrated short bus reset
      Ack-accelerated arbitration
      Fly-by concatenation
      Multiple-speed packet concatenation
      Arbitration enhancements and cycle start (controlled by the Link layer)
* Performance optimization via PHY pinging
* Priority arbitration (controlled by the Link layer)
* Data rate: 393.216 / 196.608 / 98.304 Mbps
* Compliant with Suspend/Resume function as defined in P1394a draft 2.1
* 3.3 V single power supply
* Electrical isolated Link interface
* 24.576 MHz crystal clock generation, 393.216 MHz PLL multiplying frequency
* System power management by signaling of node power class information
* Cable power monitor (CPS) is equipped
   TM TM
* Fully interoperable with IEEE1394 std 1394 Link (FireWire , i.LINK )
* Cable bias and terminal voltage driver supply function (for 3-port each)
* Separate digital power and analog GND
* Enable/Disable port control switch when power supply is powered on
* Support Suspend/Resume Off mode (Compliant with P1394a draft 1.3)
* Number of supported port are selectable
    1port, 2port, 3port.  This selection is only under Suspend/Resume Off mode
* Compliant with MD8405E (FUJIFILM MICRODEVICES CO., LTD) 


Pinout

Connection Diagram


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Tapes, Adhesives
803
AC452-2
Kits
IT243
UVSC-110-4E1
Power Supplies - Board Mount
HC-06
PM150RSA060-S81AH0G
Capacitors
GRM188R71H103KA01D
GRM21BR71H104KA01L
Undefined Category
VI-B63-IU
X27 589
Memory Cards, Modules
WT32
VTL5C7
View more