Features: · Supports STM1/OC3 (155.52 Mbits/s) and STM4/OC12 (622.08 Mbits/s)· Supports reference clock frequencies of 19.44, 38.88,51.84 and 77.76 MHz· Meets Bellcore, ANSI and ITU-T specifications· Meets ITU jitter specification typically to a factor of 2.5· Integral high-frequency PLL for clock...
TZA3005H: Features: · Supports STM1/OC3 (155.52 Mbits/s) and STM4/OC12 (622.08 Mbits/s)· Supports reference clock frequencies of 19.44, 38.88,51.84 and 77.76 MHz· Meets Bellcore, ANSI and ITU-T specifications...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: · 622 Mbits/s data input, both Current-Mode Logic (CML) and Positive Emitter Coupled Log...
Features: · 622 Mbits/s data input, both Current-Mode Logic (CML) and Positive Emitter Coupled Log...
SYMBOL |
PARAMETER |
MIN. |
MAX. |
UNIT |
VCC |
supply voltage | -0.5 | +6 | V |
Vn | voltage on any input pin between two differential PECL input pins on SDPECL input pin |
-0.5 -2 VCC - 3 |
VCC + 0.5 + 2 VCC + 0.5 |
V V V |
In | current into any TTL output pin nto any PECL output pin |
-8 -50 |
|
|
Ptot | total power dissipation | - | 1.5 | W |
Tstg | storage temperature | -65 | +150 | °C |
Tj(bias) | junction temperature under bias | -55 | +125 | °C |
Tcase(bias) | case temperature under bias | -55 | +100 | °C |
The TZA3005H SDH/SONET transceiver chip is a fully integrated serialization/deserialization STM1/OC3 (155.52 Mbits/s) and STM4/OC12 (622.08 Mbits/s)interface device. It performs all necessary serial-to-parallel and parallel-to-serial functions in accordance with SDH/SONET transmission standards. It is suitable for SONET-based applications and can be used in conjunction with the data and clock recovery unit (TZA3004), optical front-end (TZA3023 with TZA3034/44) and a laser driver (TZA3001). A typical network application is shown in Fig.10.
A high-frequency phase-locked loop is used for on-chip clock synthesis, which allows a slower external transmit reference clock to be used. A reference clock of 19.44,38.88, 51.84 or 77.76 MHz can be used to support existing system clocking schemes. The TZA3005H also performs SDH/SONET frame detection.
The low jitter PECL interface ensures that Bellcore, ANSI,and ITU-T bit-error rate requirements are satisfied.The TZA3005H is supplied in a compact QFP64 package.