Features: · Supports STM1/OC3 (155.52 Mbits/s) and STM4/OC12 (622.08 Mbits/s)· Supports 19.44, 38.88, 51.84 and 77.76 MHz reference clock frequencies· Meets Bellcore, ANSI and ITU-T specifications· Integral high-frequency PLL for clock generation· Interface to TTL logic· Low jitter PECL (Positive ...
TZA3005: Features: · Supports STM1/OC3 (155.52 Mbits/s) and STM4/OC12 (622.08 Mbits/s)· Supports 19.44, 38.88, 51.84 and 77.76 MHz reference clock frequencies· Meets Bellcore, ANSI and ITU-T specifications· ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: · 622 Mbits/s data input, both Current-Mode Logic (CML) and Positive Emitter Coupled Log...
Features: · 622 Mbits/s data input, both Current-Mode Logic (CML) and Positive Emitter Coupled Log...
SYMBOL |
PARAMETER |
MIN. |
MAX. |
UNIT |
VCC |
supply voltage | -0.5 | +6.5 | V |
Vn | voltage on any TTL input pin any PECL input pin |
-0.5 0 |
+ 5.5 VCC |
V V |
Io(sink) | CMOS output sink current | - | 8 | mA |
Io(source) | output source current CMOS high speed PECL |
- - |
|
|
Ptot | total power dissipation | - | 1.3 | W |
Tcase | case temperature under bias | -55 | +100 | °C |
Tj | junction temperature under bias | -55 | +125 | °C |
Tstg | storage temperature | -65 | +150 | °C |
The TZA3005 SDH/SONET transceiver chip is a fully integrated serialization/deserialization SDH/SONET STM4/OC12 (622.08 Mbits/s) and STM1/OC3 (155.52 Mbits/s) interface device. It performs all necessary serial-to-parallel and parallel-to-serial functions in accordance with SDH/SONET transmission standards. It is suitable for SONET-based applications and can be used in conjunction with the TZA3004 clock recovery device, the TZA3000 optical receiver and the TZA3001 laser driver. Figure 13 shows a typical network application.
A high-frequency phase-locked loop is used for on-chip clock synthesis, which means a slower external transmit reference clock can be used. A 19.44, 38.88, 51.84 or 77.76 MHz reference clock can be used, in support of existing system clocking schemes. The TZA3005 performs SDH/SONET frame detection.
The low jitter PECL interface ensures that Bellcore, ANSI,and ITU-T bit-error rate requirements are satisfied. The TZA3005 comes in a compact QFP64 package.