Features: · Fully-integrated clock synthesis· Clock or sync protection switching· Fast, autonomous switching with software-override capability· Supports a wide choice of SONET/SDH/ATM output clock frequencies: 622.08 MHz 155.52 MHz 77.76 MHz 51.84 MHz 44.736 MHz 38.88 MHz 34.368 MHz 32.768 MHz 24....
TSWC01622: Features: · Fully-integrated clock synthesis· Clock or sync protection switching· Fast, autonomous switching with software-override capability· Supports a wide choice of SONET/SDH/ATM output clock f...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The Lucent Technologies Microelectronics Group TSWC01622 is designed for a wide variety of synchronous timing applications. It serves as a clock synthesizer and low-skew clock fanout device generating clocks at frequencies up to 622.08 MHz that are synchronized to the system reference clock. It also serves as an intelligent clock protection switch with fast, autonomous selection based on the presence of the two input clocks. Alternatively, clock switching can be controlled entirely through a software interface.
The TSWC01622 also delivers an output sync signal that is aligned to the input clock. If 8 kHz system sync signals are applied as the clock A and clock B inputs, the TSWC01622 will generate an output sync signal that is phase-aligned to the selected input sync. A programmable phase offset is provided to allow the user to offset the output sync relative to the input sync. The output sync can be used for global alignment of cells or frames in SONET/SDH/PDH cross connects or ATM switch applications. The device allows flexible choices of LVDS, LVPECL, or CMOS input and output levels.
The TSWC01622 is intended for clock distribution and protection switching on a line card, a switch card, or a shelf timing card. Along with the wide variety of input and output frequencies, a unique feature of the device is a guaranteed correct number of output clock cycles between output sync pulses before, during, and after a clock selection switching event. The number of clock cycles between sync pulses remains correct even during a switch between working and protection clock sources that have an arbitrary phase relationship between them.
The TSWC01622 also solves the skew problem associated with timing distribution over cable or backplane traces of different lengths. The block diagram is shown on the next page. Note that the diagram is representative of device functionality and conceptual signal flow. Internal implementation details may be different than shown.