TSOT0410G4 Selling Leads, Price trend, TSOT0410G4 DataSheet download, circuit diagram from SeekIC.com

Features: Section overhead (RSOH) and line overhead(MSOH) termination, and path overhead monitoringfor one SONET STS-192 (SDH STM-64) or fourSTS-48 (STM-16) signals. Supports any valid combination of STS-1 andconcatenated payloads from STS-3c to STS-192c. Microprocessor interface configurable to o...

See larger image

SeekIC No. : 004530516 Detail

TSOT0410G4: Features: Section overhead (RSOH) and line overhead(MSOH) termination, and path overhead monitoringfor one SONET STS-192 (SDH STM-64) or fourSTS-48 (STM-16) signals. Supports any valid combination o...

TSOT0410G4 Data Sheet

Get Latest Price

Part Number:: TSOT0410G4
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2025/1/11

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

Section overhead (RSOH) and line overhead
(MSOH) termination, and path overhead monitoring
for one SONET STS-192 (SDH STM-64) or four
STS-48 (STM-16) signals.
Supports any valid combination of STS-1 and
concatenated payloads from STS-3c to STS-192c.
Microprocessor interface configurable to operate
with most commercial microprocessors.
IEEE ® 1149.1 port with memory built-in self-test
(BIST), scan, and boundary scan (JTAG).
Low-power 2.5 V operation with 3.3 V (5 V tolerant)
inputs and outputs.
EIA®-644, IEEE 1596.3 compliant LVDS buffers*.
600-pin LBGA package.
-40 to +85 temperature range.
STS-192/STM-64 (Line Interface)
Provides a 16-bit (or 4 * 4-bit) wide, 622 MHz differential
line interface.
Synchronizes to the receive data frames and
detects severely errored framing (SEF) and loss of
frame (LOF). Also inserts the framing bytes (A1 and
A2) in the transmit data.
Supports enhanced framing (A1, A1, A2, A2).
Performs frame-synchronous scrambling and
descrambling of the STS-192/STS-48 data, and
loss of signal (LOS) is detected.
Extracts the 64-byte or 16-byte section trace message
(J0) from the receive data and optionally
stores it in, or compares it to, an internal register
bank. Unstable or mismatched messages are
detected, and path alarm indication signal (AIS)
may be optionally inserted in the drop data.
Optionally inserts a 64-byte or 16-byte section trace
message or a fixed pattern in the J0 byte of the
transmit data.
Extracts and outputs, on a serial link, all transport
overhead bytes in the receive data and inserts any,
or all, transport overhead bytes in the transmit data
using a corresponding serial input.
Extracts and outputs, on serial links, the section
user channel (F1), orderwire channels (E1, E2),
and data communication channels (D1—D3 and
D4-D12) for the receive data. Inserts corresponding
serial input signals into the transmit data.
Extracts, integrates, and stores the automatic protection
switch (APS) channel bytes (K1, K2) for the
receive data and detects protection switch failure
alarms. Inserts APS bytes in the transmit data from
internal registers or from add data overhead bytes.
Detects line alarm indication signal (AIS) and
remote defect indication (RDI) based on the K2
byte of the receive data. Inserts line AIS and RDI in
the transmit data. Optionally inserts line RDI automatically
due to LOS, LOF, or line AIS defects.
Extracts, integrates, and stores the synchronization
status byte (S1) for the receive data. Inserts the
synchronization status byte into the transmit data
from an internal register or from a value encoded on
the transmit frame synchronous input.
Calculates, detects, and counts section and line
BIP-8 errors (B1, B2) for the receive data, and
inserts BIP-8 in the transmit data. Supports either
bit or block error accumulation of B1 errors (separately
provisionable), and bit error accumulation of
B2 errors.
Extracts and counts line remote errors (REI) for the
receive data (M1), and inserts REI in the transmit
data based on B2 errors.
SS bit mode supports SONET (00) or SDH (10) values
and defines the value of the SS bits for
unequipped signal insertion. In normal mode,
SS bits can be passed through or overwritten with a
provisioned value. All SS bit provisioning is done at
a STM-16 level affecting all AU-3s.
The B1 error mask can be extracted serially on the
ROHDAT interface, and the B2 error mask can be
extracted serially on the local orderwire, express
orderwire, and orderwire clock pins.

Application

SONET/SDH add/drop multiplex equipment.
SONET/SDH terminal equipment.
SONET/SDH digital cross connect equipment.
SONET/SDH regenerator equipment.
SONET/SDH test equipment.
ATM or packet over SONET/SDH equipment.

Specifications

Parameter	Symbol	Min	Typ	Max	Unit
dc Supply Voltage: 3.3 V Power 2.5 V Power Analog Power	V_DD V_DD2 V_DDA	-0.5 -0.5 -0.5	3.3 2.5 3.3	3.8 3.0 3.8	V V V
Storage Temperature	T_stg	-65	-	125
Maximum Power Dissipation: 3.3 V Power Supply 2.5 V Power Supply	P_D3 P_D2	- -	- -	6.7¹3.5	W W

1. The maximum power dissipation for the five analog power supply inputs is 350 mW (5 * 70 mW each). This total is included in PD3.

Description

The TSOT0410G4 is used to terminate the transport overhead in a single SONET STS-192 (SDH STM-64) signal
or four SONET STS-48 (SDH STM-16) signals. It monitors the STS path pointers and overhead in the receive data and provides timing signals for payload mapping devices on the equipment side. The TSOT0410G4 can be provisioned to support any mix of STS-1 (AU-3) or STS-Nc (AU-4-Xc) payloads from a single STS-192c (AU-4-64c) channel to 192 STS-1 (AU-3) channels. Block diagrams are shown in Figure 1 and Figure 2. The TSOT0410G4 is a 2.5 V, 0.25 m high-density device which is packaged in a 600-pin laminate ball grid array (LBGA). The I/O circuitry uses a 3.3 V, 0.25 m technology (5 V tolerant) for LVTTL, and LVDS for high-speed signals.

The microprocessor interface allows an external processor to access the TSOT0410G4 for configuration and maintenance. The microprocessor interface is designed to support various 16-bit microprocessors with minimal
glue logic.

The TSOT0410G4 includes an IEEE 1149.1 compliant JTAG port to support boundary scan and memory BIST
testing of the device.

TSOT0410G4

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Tools(7611)

Computers, Office - Components, Accessories(4539)

Relays(6300)

Optical Inspection Equipment(251)

Power Supplies - External/Internal (Off-Board)(631)

Memory Cards, Modules(216)