Features: · Complete 2.65 GHz single-chip system· Low power 5 V, 60 mA· I2C-bus programming· In-lock flag· Varicap drive disable· Low radiation· 5-level Analog to Digital Converter (ADC)· Address selection for Picture-In-Picture (PIP),DBS tuner, etc.· 6 controllable outputs, 4 bidirectional· Power...
TSA5055T: Features: · Complete 2.65 GHz single-chip system· Low power 5 V, 60 mA· I2C-bus programming· In-lock flag· Varicap drive disable· Low radiation· 5-level Analog to Digital Converter (ADC)· Address se...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL |
PARAMETER |
MIN. |
MAX. |
UNIT |
VCC |
supply voltage |
-0.3 |
+6 |
V |
V O(PD) |
charge-pump (PD) output voltage |
-0.3 |
VCC |
V |
V I(Q1) |
crystal (Q1) input voltage |
-0.3 |
VCC |
V |
V I/O(SDA) |
serial data (SDA) input/output voltage |
-0.3 |
+6 |
V |
V I(SCL) |
serial clock (SCL) input voltage |
-0.3 |
+6 |
V |
V I/O(P7-P0) |
input/output ports (P7 to P3 and P0) voltage |
-0.3 |
+16 |
V |
V I(RFIN) |
prescaler inputs (RFIN1 and RFIN2) voltage |
-0.3 |
+2.5 |
V |
V O(UD) |
drive output (UD) voltage |
-0.3 |
VCC |
V |
I O(P4-P7) |
output ports (P7 to P4) current (open-collector) |
-1 |
+15 |
mA |
I O(SDA) |
serial data (SDA) output current (open-collector) |
-1 |
+5 |
mA |
Tstg |
storage temperature |
-40 |
+150 |
°C |
Tj |
maximum junction temperature |
- |
150 |
°C |
The TSA5055T is a single-chip PLL frequency synthesizer designed for satellite TV tuning systems. It may be used with a symmetrical input (pins 13 and 14) or with an asymmetrical input (pin 13).
Control data is entered via the I2C-bus; five serial bytes are required to address the device, select the oscillator frequency, program the six output ports and set the charge-pump current. Four of these ports can also be used as input ports (three general purpose I/O ports, one ADC). Digital information concerning these ports can be read out of the TSA5055T on the SDA line (one status byte) during a READ operation. A flag is set when the loop is 'in-lock'and is read during a READ operation. The device has one fixed I2C-bus address and three programmable addresses, programmed by applying a specific voltage to
port 3. The phase comparator operates at 7.8125 kHz when a 4 MHz crystal is used.