Features: Precision monitoring of +3V, +3.3V and +5V power supply voltage Tight voltage threshold tolerance +/-1.5% Fully specified over temperature 210mS min. power-on reset pulse width 3uA(typ) supply current Guaranteed reset valid to Vdd = +1V Power supply transient immunity No external compon...
TS825: Features: Precision monitoring of +3V, +3.3V and +5V power supply voltage Tight voltage threshold tolerance +/-1.5% Fully specified over temperature 210mS min. power-on reset pulse width 3uA(typ) s...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Computers and Controllers
Embedded Controllers
Intelligent instruments
Critical uP monitoring
Portable / Battery powered equipment
Automotive Systems
Absolute Maximum Rating | |||
Supply Voltage | Vdd | 6.0 | V |
Supply Voltage - Recommended | Vdd | 0.9 ~ 5 | V |
Operating Junction Temperature Range | TOP | -40 ~ +125 | |
Storage Temperature Range | TSTG | -65 ~ +150 | |
Caution: stress above the listed absolute rating may cause permanent damage to the device |
The TS823/824/825 family allows the user to customize the CPU monitoring function without any external components The user has a large choice of reset voltage thresholds and output driver configurations, all of which are present ant the factory. Each wafer is trimmed to the customer's specifications.
These circuits will ignore fast negative going transients on Vdd. The state of the reset output is guaranteed to be correct down to 1V. After Vdd crosses above a factory present threshold, the TS823/824/825 assert a reset signal. After a predetermined time (the "reset" interval) the reset is deasserted. If Vdd ever drops below the threshold voltage a reset is asserted immediately. In addition to a supply monitoring function the TS823/824/825 also monitor transitions at the watchdog (WDI) input. If a logic transition does not occur at the WDI pin within a certain time interval (the "watchdog" interval) then a reset is asserted. The reset deasserts after the reset interval, as explained earlier.