TS68000 Selling Leads, Price trend, TS68000 DataSheet download, circuit diagram from SeekIC.com

Features: • TS68000/TS68008 Microprocessor Core Supporting a 16- or 8-bit TS68000 Family• System Integration Block Including: Independent Direct Memory Access (IDMA) Controller Interrupt Controller with Two Modes of Operation Parallel Input/output (I/O) Ports, some with Interrupt Ca...

See larger image

SeekIC No. : 004528867 Detail

TS68000: Features: • TS68000/TS68008 Microprocessor Core Supporting a 16- or 8-bit TS68000 Family• System Integration Block Including: Independent Direct Memory Access (IDMA) Controller Interru...

TS68000 Data Sheet

Get Latest Price

Part Number:: TS68000
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2024/12/22

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

• TS68000/TS68008 Microprocessor Core Supporting a 16- or 8-bit TS68000 Family
• System Integration Block Including:
Independent Direct Memory Access (IDMA) Controller
Interrupt Controller with Two Modes of Operation
Parallel Input/output (I/O) Ports, some with Interrupt Capability
   On-chip Usable 1152 bytes of Dual-port Random-access Memory (RAM)
Three Timers, including a Watchdog Timer
Four Programmable Chip-select Lines with Wait-state Logic
Programmable Address Mapping of Dual-port RAM and IMP Registers
On-chip Clock Generator with an Output Clock Signal
System Control:
   System Control Register
   Bus Arbitration Logic with Low Interrupt Latency Support
   Hardware Watchdog for Monitoring Bus Activity
   Low Power (Standby) Modes
   Disable CPU Logic (TS68000)
   Freeze Control for Debugging Selected On-chip Peripherals
   DRAM Refresh Controller
• Communications Processor Including:
Main Controller (RISC Processor)
Three Full-duplex Serial Communication Controllers (SCCs)
Six Serial Direct Memory Access (SDMA) Channels Dedicated to the Three SCCs
Flexible Physical Interface Accessible by SCCs for Interchip Digital Link (IDL)
   General Circuit Interface (GCI, see note), Pulse Code Modulation (PCM), and Nonmultiplexed Serial Interface (NMSI) Operation
Serial Communication Port (SCP) for Synchronous Communication, Clock Rate up to 4.096 MHz
Serial Management Controllers (SMCs) for IDL and GCI Channels
• Frequency of Operation: 16.67 MHz
• Power Supply: 5 VDC ± 10%

Specifications

Symbol	Parameter	Min	Max	Unit
P_D	Power Dissipation (typical at 16.67 MHz)(1)	53	64	mA
P_D	Power Dissipation (typical at 8 MHz)(1)	26	31	mA
L_PD	Low Power Mode Dissipation (typical at 16.67 MHz)(2)		36	mA
L_PD	Lowest Power Mode Dissipation (typical at 16.67 MHz)(3)		32	mA
L_PD	Lowest Power Mode Dissipation (typical at 50 MHz)(4)		1	mA

Notes:
1. The values shown are typical. The typical value varies as shown, based on how many IMP on-chip peripherals are enabled
    and the rate at which they are clocked.
2. LPREC = 0. Divider = 2.
3. LPREC = 1. Divider = 1024.
4. The stated frequency must be externally applied to EXTAL only after the IMP has been placed in the lowest power mode
    with LPREC = 1. The 68000 core is not specified to operate at this frequency, but the rest of the IMP is. In this configuration,
    the user does not divide the clock internally using the LPCD4-LPCD0 bits in the system control register.

Description

The IMP TS68000 is a very large-scale integration (VLSI) device incorporating the main building blocks needed for the design of a wide variety of controllers. The device is especially suitable to applications in the communications industry. The IMP TS68000 is the first device to offer the benefits of a closely coupled, industry-standard, TS68000/TS68008 microprocessor core and a flexible communications architecture. This multichannel communications device may be configured to support a number of popular industry interfaces, including those for the integrated services digital network (ISDN) basic rate and terminal adapter applications. Through a combination of architectural and programmable features, concurrent operation of different protocols is easily achieved using the IMP. Data concentrators, line cards, bridges, and gateways are examples of suitable applications for this versatile device.

The IMP TS68000 is a high-density complementary metal-oxide semiconductor (HCMOS) device consisting of a TS68000/TS68008 microprocessor core, a system integration block (SIB), and a communications processor (CP). The TS68302 block diagram is shown in Figure 1.

Note: GCI is sometimes referred to as IOM2.

TS68000

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Motors, Solenoids, Driver Boards/Modules(2035)

Prototyping Products(332)

Soldering, Desoldering, Rework Products(854)

LED Products(5882)

Test Equipment(3237)

Optoelectronics(3638)