Position: Home  > All Categories> Integrated Circuits (ICs) > TPA5050

TPA5050

Features: ` Digital Audio Formats: 16-24-bit I2S, Right-Justified, Left-Justified` I2C Bus Controlled` Single Serial Input Port` Delay Time: 170 ms/ch at fs = 48 kHz` Delay Resolution: One Sample` Delay Memory Cleared on Power-Up or After Delay Changes Eliminates Erroneous Data From Being Output` ...

product image

TPA5050 Picture
See larger image
SeekIC No. : 004526069 Detail

TPA5050: Features: ` Digital Audio Formats: 16-24-bit I2S, Right-Justified, Left-Justified` I2C Bus Controlled` Single Serial Input Port` Delay Time: 170 ms/ch at fs = 48 kHz` Delay Resolution: One Sample` D...

TPA5050 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
TPA5050
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/1

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

` Digital Audio Formats: 16-24-bit I2S, Right-Justified, Left-Justified
` I2C Bus Controlled
` Single Serial Input Port
` Delay Time: 170 ms/ch at fs = 48 kHz
` Delay Resolution: One Sample
` Delay Memory Cleared on Power-Up or After Delay Changes
Eliminates Erroneous Data From Being Output
` 3.3 V Operation With 5 V Tolerant I/O and I2C Control
` Supports Audio Bit Clock Rates of 32 to 64 fs with fs = 32 kHz192 kHz
` No external crystal or oscillator required
All Internal Clocks Generated From the Audio Clock
` Surface Mount 4mm ´ 4mm, 16-pin QFN Package


Application

· High Definition TV Lip-Sync Delay
· Flat Panel TV Lip-Sync Delay
· Home Theater Rear-Channel Effects
· Wireless Speaker Front-Channel Synchronization


Pinout

Connection Diagram


Specifications

    VALUE UNIT
VDD Supply voltage 0.3 to 3.6 V
VI Input voltage DATA, LRCLK, BCLK, SCL, SDA 0.3 to 5.5 V
ADD[2:0] 0.3 to VDD+0.3  
Continuous total power dissipation See Dissipation Rating Table  
TA  Operating free-air temperature range 40 to 85
TJ  Operating junction temperature range 40 to 125
Tstg  Storage temperature range 65 to 125
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operations of the device at these or any other conditions beyond those ndicated under  ecommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device eliability.




Description

The TPA5050 accepts a single serial audio input, buffers the data for a selectable period of time, and outputs the delayed audio data on a single serial output. One device allows delay of up to 170 ms/ch (fs = 48 kHz) to synchronize the audio stream to the video stream in systems with complex video processing algorithms. If more delay is needed, the TPA5050 devices can be connected in series.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
View more