Position: Home  > All Categories> Integrated Circuits (ICs) > TNETA1575

TNETA1575

Features: ` Supports Segmentation and Reassembly of AAL5 Packets in Accordance With ITU-T Specifications I.361 and I.363 (11/93 Update)` Integrated 32-Bit PCI Bus 2.1 (06/95) Interface for Transferring Packet Data to and From Host Memory` Provides Simultaneous Segmentation of up to 2048 Packets` ...

product image

TNETA1575 Picture
See larger image
SeekIC No. : 004525460 Detail

TNETA1575: Features: ` Supports Segmentation and Reassembly of AAL5 Packets in Accordance With ITU-T Specifications I.361 and I.363 (11/93 Update)` Integrated 32-Bit PCI Bus 2.1 (06/95) Interface for Transfer...

TNETA1575 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
TNETA1575
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/1/11

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

`  Supports Segmentation and Reassembly of AAL5 Packets in Accordance With ITU-T
   Specifications I.361 and I.363 (11/93 Update)
`  Integrated 32-Bit PCI Bus 2.1 (06/95)
   Interface for Transferring Packet Data to and From Host Memory
`  Provides Simultaneous Segmentation of up to 2048 Packets
`  Provides Simultaneous Reassembly of up to 2048 Packets
`  Provides Full VPI/VCI Support (12 VPI Bits and 16 VCI Bits) for Transmit and Receive Operations
`  Supports Constant-Bit-Rate (CBR) Traffic via High-Priority Mechanism or Local Static Scheduler Table
`  Backward Compatible With the TNETA1570 in 32-Bit PCI Mode
 ` Provides Support for Available-Bit-Rate
   (ABR) Traffic via External Coprocessor Interface (COPI)
`  Provides Support for VBR-nrt, VBR-rt, and UBR Traffic via External COPI
`  Transmit-Channel Sleep Mode Prevents the SAR Polling Channels When No Packets Are Queued
`  High-Performance Features Include Use of Sideband Signals to Reduce Polling Across the PCI Bus
`  Host Accesses to the PHY-Layer Device
   Can Be Performed Indirectly via the TNETA1575 Local Peripheral Bus
`  Local Peripheral Bus Maps the PHY Device
   Into the TNETA1575's PCI-Bus Address Space
`  Supports Easy Access to the AAL5 Trailer Information
`  Supports Buffer Scatter/Gather (Transmit and Receive Buffer Chaining)
`  Optional Early Segmentation of Packets, So Segmentation Begins Once a Transmit
   Buffer Is Filled, Instead of Waiting for the Entire Packet to Be Available in Host Memory
`  Calculates the HEC Byte for the Header of an Outgoing Cell
`  Checks the HEC Byte of an Incoming Cell
`  UTOPIA Level 1-Compliant Cell Interface
`  Internal 32-Cell Receive FIFO
`  Cell Interface Can Be Programmed to
   Operate as Either a Physical (PHY-Layer)
   Interface or as a SAR/Switch (ATM-Layer) Interface
`  Provides Reassembly Time Out for Incoming Packets
`  Provides an Internal Loopback Capability From Transmit to Receive
` Supports Boundary Scan Through a Five-Wire JTAG Interface in Accordance With IEEE Std 1149.1-1990 (Includes IEEE Std 1149.1a-1993)


Pinout

Connection Diagram


Specifications

Supply voltage range, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . 0.5 V to 4 V
Supply voltage range, VCC(5 V) (see Note 1) . . . . . . . . . . . . . . . .. . . . . . . . . 0.5 V to 5.5 V
Input voltage range, standard TTL, 3-V PCI, VI . . . . . . . . . . . . . . . .. . 0.5 V to VCC + 0.5 V
Input voltage range, 5-V tolerant TTL, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . VCC(5V) + 0.5 V
Output voltage range, standard TTL, 3-V PCI, VO . . . . . . . . . . . . . . . . 0.5 V to VCC + 0.5 V
Output voltage range, 5-V tolerant TTL, VO . . . . . . . . . . . . . . . . . . . . . . .. 5 V to VCC + 0.5 V
Input clamp current, TTL, IIK (VI < 0 or VI > VCC) (see Note 2) . . . . . . . . . . . . . . . . . ±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 3) . . . . . . . . .. . . . . . . .. . ±20 mA
Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . .. . .. 0°C to 70°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the GND terminals.

2. Applies for external input and bidirectional buffers without hysteresis. VI > VCC does not apply to fail-safe erminals. Use VI > VCC(5 V) for 5-V tolerant terminals.
3. Applies for external output and bidirectional buffers. VO > VCC does not apply to fail-safe terminals.Use VO > VCC(5 V) for 5-V tolerant terminals.


Description

The TNETA1575 is an asynchronous transfer mode (ATM) segmentation and reassembly (SAR) device with a peripheral component interconnect (PCI)-bus interface and a coprocessor interface (COPI). The TNETA1575 continues the line of Texas Instruments (TI) ATM SAR devices directed toward the classical LAN-to-ATM translation market segment. Features have been extended to include the COPI interface, which interfaces to an external scheduler with high-performance features to eliminate polling on the PCI bus. The TNETA1575 is designed for the emerging class of high-performance enterprise networking hubs, which utilize ATM in the backplane, in addition to the traditional frame-/packet-based bus systems. Some of the features required for this application include: high level of virtual channel/virtual path support; support for isochronous services; early segmentation; and high-performance, 32-bit PCI-bus support. The feature set required by cell-switching enterprise hubs is different from the sets being offered by other SAR devices, which are directed primarily toward the adapter card market.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Motors, Solenoids, Driver Boards/Modules
IHSS57-36-20
ASD-B2-1521-B
Cables, Wires
821-0814-a
415-0100-150
Memory Cards, Modules
WT32
VTL5C7
Static Control, ESD, Clean Room Products
DPA5
PA800-A41
Audio Products
HUC1002
WM-64CT
Fans, Thermal Management
3610ML-05W-B49
1608KL-05W-B39
View more