Features: • 58-MHz Max Clock Rate• Ideal for Waveform Generation and High-Performance State Machine Applications• 6-Bit Internal Binary Counter• 8-Bit Internal State Register• Programmable Clock Polarity• Outputs Programmable for Registered or Combinational Oper...
TIBPSG507AC: Features: • 58-MHz Max Clock Rate• Ideal for Waveform Generation and High-Performance State Machine Applications• 6-Bit Internal Binary Counter• 8-Bit Internal State Register...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: SpecificationsDescription TIBPAL 16L8-15C is a kind of programmable array logic device.I...
Features: SpecificationsDescription TIBPAL 16L8-20M is a kind of programmable array logic device.T...
PinoutSpecificationsSupply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . ....
The TIBPSG507AC is a 13 × 80 × 8 Programmable Sequence Generator (PSG) that offers the system designer unprecedented flexibility in a high-performance field-programmable logic device. Applications of TIBPSG507AC such as waveform generators, state machines, dividers, timers, and simple logic reduction are all possible with the PSG. By utilizing the built-in binary counter, the PSG is capable of generating complex timing controllers. The binary counter also simplifies logic equation development in state machine and waveform generator applications.
The TIBPSG507AC contains 80 product (AND) terms, a 6-bit binary counter with control logic, eight S/R state holding registers, and eight outputs. The eight outputs can be individually programmed for either registered or combinational operation. The clock input of TIBPSG507AC is fuse programmable for either positive- or negativeedge operation.
The 6-bit binary counter of TIBPSG507AC is controlled by a synchronous-clear and a count/hold function. Each control function has a nonregistered and registered option. When either SCLR0 or SCLR1 is taken high, the counter resets to zero on the next active clock edge. When either CNT/HLD0 or CNT/HLD1 is taken high, the counter of TIBPSG507AC is held at the present count and is not allowed to advance on the active clock edge. The SCLR function overrides the CNT/HLD feature when both lines are simultaneously high.
Clock polarity of TIBPSG507AC is programmable through the clock polarity fuse. Leaving this fuse intact selects positive-edge triggering. Negative-edge triggering is selected by blowing this fuse. Pin 17 functions as an input and/or an output enable. When the output enable fuse is intact, all outputs of TIBPSG507AC are always enabled allowing pin 17 to be used strictly as an input. Blowing the output enable fuse lets pin 17 function as an output enable and an input. In this mode, the outputs are enabled when pin 17 is low and are in a high-impedance state when pin 17 is high.
The eight outputs of TIBPSG507AC can be individually programmed for combinational operation by blowing the output multiplexer fuse. After power up, the TIBPSG507AC must be initialized to the desired state. When the output multiplexer fuse is left intact, registered operation is selected.
The TIBPSG507AC is characterized for operation from 0°C to 75°C.