Features: • High speed: fmax = 170 MHz (typ.) at VCC = 5 V• Low power dissipation: ICC = 4 A (max) at Ta = 25• High noise immunity: VNIH = VNIL = 28% VCC (min)• Symmetrical output impedance: |IOH| = IOL = 24 mA (min) Capability of driving 50 transmission lines.• Bala...
TC74AC112F: Features: • High speed: fmax = 170 MHz (typ.) at VCC = 5 V• Low power dissipation: ICC = 4 A (max) at Ta = 25• High noise immunity: VNIH = VNIL = 28% VCC (min)• Symmetrical o...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter | Symbol | Value | Unit |
DC Supply Voltage | VCC | -0.5 to +7.0 | V |
DC Input Voltage | VIN | -0.5 to VCC +0.5 | V |
DC Output Voltage | VOUT | -0.5 to VCC +0.5 | V |
Input diode current | IIK | ±20 | mA |
Output diode current | IOK | ±50 | mA |
DC output current | IOUT | ±50 | mA |
DC VCC/ground current | ICC | ±100 | mA |
Power dissipation | PD | 500 (DIP) (Note 2)/180 (SOP) | mW |
Storage temperature | Tstg | -65 to +150 |
The TC74AC112F is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology.
It TC74AC112F achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.
In accordance with the logic level given J and K input this device changes state on negative going transition of the clock pulse. CLEAR and PRESET are independent of the clock and accomplished by a low logic level on the corresponding input.
All TC74AC112F inputs are equipped with protection circuits against static discharge or transient excess voltage.