Features: SpecificationsDescription The TC4S81F is 2-input positive logic AND gates.Gate output with inverter buffer improve the input-output characteristics and even if the load capacitance increases,it can be stopped the change of propagation time. What comes next is about the maximum ratings of...
TC4S81F: Features: SpecificationsDescription The TC4S81F is 2-input positive logic AND gates.Gate output with inverter buffer improve the input-output characteristics and even if the load capacitance increas...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The TC4S81F is 2-input positive logic AND gates.Gate output with inverter buffer improve the input-output characteristics and even if the load capacitance increases,it can be stopped the change of propagation time.
What comes next is about the maximum ratings of TC4S81F.The VDD (DC supply voltage) is from VSS-0.5 TO VSS+20 V.The VIN (input voltage) is from VSS-0.5 TO VDD+0.5 V.The VOUT (output voltage) is from VSS-0.5 TO VDD+0.5 V.The IIN (DC input current) is ±10 mA.The PD (power dissipation) is 200 mW.The Topr (operating temperature range) is from -40 to 85.The Tstg (storage temperature range) is from -65 to 150.The lead temperature (10s) (TL) is 260.Then is about the recommended operating conditions.The minimum VDD (DC supply voltage) is 3 V and the maximum is 18 V.The minimum VIN (input voltage) is 0 V and the maximum is VDD V.
There are the dynamic electrical characteristics of TC4S81F (Ta=25,VSS=0 V,CL=50 pF) to follow.The typical tTLH (output transition time (low to high)) is 70 ns and the maximum is 200 ns at VDD=5 V;The typical tTLH is 35 ns and the maximum is 100 ns at VDD=10 V;The typical tTLH is 30 ns and the maximum is 80 ns at VDD=15 V.The typical tTHL (output transition time (high to low)) is 70 ns and the maximum is 200 ns at VDD=5 V;The typical tTHL is 35 ns and the maximum is 100 ns at VDD=10 V;The typical tTHL is 30 ns and the maximum is 80 ns at VDD=15 V.The typical tpLH (propagation delay time (low to high)) is 65 ns and the maximum is 200 ns at VDD=5 V.The typical tpLH is 30 ns and the maximum is 100 ns at VDD=10 V.The typical tpLH is 25 ns and the maximum is 80 ns at VDD=15 V.The typical tpHL (propagation delay time (high to low)) is 65 ns and the maximum is 200 ns at VDD=5 V.The typical tpHL is 30 ns and the maximum is 100 ns at VDD=10 V.The typical tpHL is 25 ns and the maximum is 80 ns at VDD=15 V.The typical CIN (input capacitance) is 5 pF and the maximum is 7.5 pF.