DescriptionThe T65550 is a kind of high performance liquid crystal display (LCD) driver IC utilizing CMOS technology specially designed with key input function and it includes a key scan circuit that can support up to 30 key inputs and provides on-chip voltage detection type reset circuit which pr...
T65550: DescriptionThe T65550 is a kind of high performance liquid crystal display (LCD) driver IC utilizing CMOS technology specially designed with key input function and it includes a key scan circuit tha...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The T65550 is a kind of high performance liquid crystal display (LCD) driver IC utilizing CMOS technology specially designed with key input function and it includes a key scan circuit that can support up to 30 key inputs and provides on-chip voltage detection type reset circuit which prevents incorrect display. It can drive up to a maximum of 164 segments and control up to 4 general purpose output ports. Display Data can be directly displayed without using any decoder. PT6555 also supports both 1/4 duty-1/2 bias and 1/4 duty-1/3 bias drive techniques. Pin assignments and application circuit are optimized for easy PCB Layout and cost saving advantages.
The features of T65550 can be summarized as (1)CMOS technology; (2)PT6550: 48-pin, up to 140 segment drivers (4 Com x 35 Seg); (3)PT6550-LQ: 64-pin, up to 164 segment drivers (4 Com x 41 Seg); (4)up to 4 general purpose output ports; (5)key input function (only PT6555-LQ); (6)1/4 Duty-1/2 Bias and 1/4 Duty-1/3 bias drive techniques; (7)sleep mode & all segment OFF function; (8)on-chip voltage detection type reset circuit; (9)RC oscillation circuit; (10)power supply voltage: 4.5 to 6V; (11)COMS/TTL compatible logic input pins; (12)available in 64 pins LQFP; 48 pins LQFP Package.
The absolute maximum ratings of T65550 are (1)maximum supply voltage VDDmax @:VDD: -0.3 to +7.0 V; (2)input voltage VIN1@ CE, CLK, DI/VIN2 @OSC, KI1 to KI5, TEST, VDD1, VDD2: -0.3 to VDD +0.3 V/-0.3 to VDD +0.3 V; (3)output voltage VOUT1 @DO: -0.3 to VDD +0.3 V/ VOUT2 @OSC, SG1 to SG41, COM1 to COM4, P1 to P4: -0.3 to VDD +0.3 V; (4)output current IOUT1 @SG1 to SG41: 300 A/IOUT2 @COM1 to COM4: 3 mA/IOUT3 @KS1 to KS6: 1 mA/ IOUT4 :@P1 to P4: 5 mA; (5)allowable power dissipation Pd max@ Ta = 85: 200 mW; (6)operating temperature Topr: -40 to +85 ; (7)storage temperature Tstg: -65 to +150 .