Features: ` Supports OC-48/12/3, STM-16/4/1,Gigabit Ethernet, and 2.7 Gbps FEC` DSPLL™ Technology` Low Power-370 mW (TYP)` Small Footprint: 5 mm x 5 mm` Bit-Error-Rate Alarm` External Reference Not Required` Jitter Generation 3.0 mUIRMS(TYP)` Loss-of-signal Level Alarm` Data Slicing Level Co...
Si5023: Features: ` Supports OC-48/12/3, STM-16/4/1,Gigabit Ethernet, and 2.7 Gbps FEC` DSPLL™ Technology` Low Power-370 mW (TYP)` Small Footprint: 5 mm x 5 mm` Bit-Error-Rate Alarm` External Referenc...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $15.57 - 16.82 / Piece
Clock Generators & Support Products OC-3/12 STM-1/4 Sonet/SDH CDR
Parameter | Symbol | Value | Unit |
DC Supply Voltage | VDD | 0.5 to 2.8 (Si5022) 0.5 to 3.5 (Si5023) |
V |
LVTTL Input Voltage | VDIG | -0.3 to 3.6 | V |
Differential Input Voltages | VDIF | -0.3 to (VDD+ 0.3) | V |
Maximum Current any output PIN | ±50 | mA | |
Operating Junction Temperature | TJCT | -55 to 150 | |
Storage Temperature Range | TSTG | -55 to 150 | |
Lead Temperature (soldering 10 seconds) | 300 | ||
ESD HBM Tolerance (100 pf, 1.5 k) |
1 | kV |
Note: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional peration should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
The Si5023 is a fully integrated, high performance limiting amp and clock and data recovery (CDR) IC for high-speed serial communication systems. It extracts timing information and data from a serial input at OC-48/12/3, STM-16/4/1, or Gigabit Ethernet (GbE) rates. Support for 2.7 Gbps data streams is also provided for OC-48/STM-16 applications that employ forward error correction (FEC). An external reference clock is not required; applications with or without an external reference clock are supported. Silicon Laboratories' DSPLL™ technology eliminates sensitive noise entry points thus making the PLL less susceptible to board-level interaction and helping to ensure optimal jitter performance. The Si5022/23 represents a new standard in low jitter, low power, small size, and integration for high speed LA/CDRs. It operates from either a 3.3 V (Si5023) or 2.5 V (Si5022) supply over the industrial temperature range (40°C to 85°C).