Features: • Stub-series terminated logic for 2.5 V VDDQ (SSTL_2)• Optimized for DDR (Double Data Rate) SDRAM applications• Supports SSTL_2 signal inputs and outputs• Flow-through architecture optimizes PCB layout• Meets SSTL_2 class I and class II specifications•...
SSTL16877: Features: • Stub-series terminated logic for 2.5 V VDDQ (SSTL_2)• Optimized for DDR (Double Data Rate) SDRAM applications• Supports SSTL_2 signal inputs and outputs• Flow-thr...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL |
PARAMETER |
CONDITION |
LIMITS |
UNIT | |
MIN |
MAX | ||||
VCC |
DC supply voltage |
0.5 |
+4.6 |
V | |
IIK |
DC input diode current |
VI < 0 |
50 |
mA | |
VI |
DC input voltage3 |
0.5 |
VDDQ + 0.5 |
V | |
IOK |
DC output diode current |
VO < 0 |
50 |
mA | |
VOUT |
DC output voltage3 |
Note 3 |
0.5 |
VDDQ + 0.5 |
V |
IOUT |
DC output current |
VO = 0 to VDDQ |
±50 |
mA | |
Continuous current4 |
VCC, VDDQ, or GND |
±100 | |||
TSTG |
Storage temperature range |
65 |
+150 |
°C |
The SSTL16877 is a 14-bit SSTL_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V. VDDQ must not exceed VCC. Inputs are SSTL_2 type with VREF normally at 0.5*VDDQ. The outputs support class I which can be used for standard stub-series applications or capacitive loads. Master reset (RESET) asynchronously resets all registers to zero.
The SSTL16877 is intended to be incorporated into standard DIMM (Dual In-Line Memory Module) designs defined by JEDEC, such as DDR (Double Data Rate) SDRAM or SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM transfers data on both clock edges (rising and falling), thus doubling the peak bus bandwidth. A DDR DRAM rated at 166 MHz will have a burst rate of 333 MHz. The modules require between 23 and 27 registered control and address lines, so two 14-bit wide devices will be used on each module. The SSTL16877 is intended to be used for SSTL_2 input and output signals.
The device data inputs consist of differential receivers. One differential input is tied to the input pin while the other is tied to a reference input pad, which is shared by all inputs.
The clock input of the SSTL16877 is fully differential to be compatible with DRAM devices that are installed on the DIMM. However, since the control inputs to the SDRAM change at only half the data rate, the device must only change state on the positive transition of the CLK signal. In order to be able to provide defined outputs from the device even before a stable clock has been supplied, the device must support an asynchronous input pin (reset), which when held to the LOW state will assume that all registers are reset to the LOW state and all outputs drive a LOW signal as well.