SST34HF1681J

Features: • Flash Organization: 1M x16 or 2M x8• Dual-Bank Architecture for Concurrent Read/Write Operation Bottom Sector Protection 16 Mbit: 12 Mbit + 4 Mbit• (P)SRAM Organization: 2 Mbit: 128K x16 4 Mbit: 256K x16 8 Mbit: 512K x16• Single 2.7-3.3V Read and Write Operation...

product image

SST34HF1681J Picture
SeekIC No. : 004505291 Detail

SST34HF1681J: Features: • Flash Organization: 1M x16 or 2M x8• Dual-Bank Architecture for Concurrent Read/Write Operation Bottom Sector Protection 16 Mbit: 12 Mbit + 4 Mbit• (P)SRAM Organization...

floor Price/Ceiling Price

Part Number:
SST34HF1681J
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/10/30

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Flash Organization: 1M x16 or 2M x8
• Dual-Bank Architecture for Concurrent Read/Write Operation
Bottom Sector Protection
16 Mbit: 12 Mbit + 4 Mbit
• (P)SRAM Organization:
2 Mbit: 128K x16
4 Mbit: 256K x16
8 Mbit: 512K x16
• Single 2.7-3.3V Read and Write Operations
• Superior Reliability
Endurance: 100,000 Cycles (typical)
Greater than 100 years Data Retention
• Low Power Consumption:
Active Current: 25 mA (typical)
SRAM Standby Current: 20 A (typical)
PSRAM Standby Current: 40 A (typical)
• Hardware Sector Protection (WP#)
Protects 4 outer most sectors (4 KWord) in the larger bank by holding WP# low and unprotects by holding WP# high
• Hardware Reset Pin (RST#)
Resets the internal state machine to reading data array
• Byte Selection for Flash (CIOF pin)
Selects 8-bit or 16-bit mode (56-ball package only)
• Sector-Erase Capability
Uniform 2 KWord sectors
• Block-Erase Capability
Uniform 32 KWord blocks
• Read Access Time
Flash: 70 ns
(P)SRAM: 70 ns
• Erase-Suspend / Erase-Resume Capabilities
• Security ID Feature
SST: 128 bits
User: 128 bits
• Latched Address and Data
• Fast Erase and Program (typical):
Sector-Erase Time: 18 ms
Block-Erase Time: 18 ms
Chip-Erase Time: 35 ms
Program Time: 7 s
• Automatic Write Timing
Internal VPP Generation
• End-of-Write Detection
Toggle Bit
Data# Polling
Ready/Busy# pin
• CMOS I/O Compatibility
• JEDEC Standard Command Set
• Packages Available
56-ball LFBGA (8mm x 10mm)
62-ball LFBGA (8mm x 10mm)
• All non-Pb (lead-free) devices are RoHS compliant



Specifications

Operating Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20°C to +85°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  -65°C to +125°C
D. C. Voltage on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . ..-0.5V to VDD1+0.3V
Transient Voltage (<20 ns) on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . -1.0V to VDD1+1.0V
Package Power Dissipation Capability (TA = 25°C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0W
Surface Mount Solder Reflow Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C for 10 seconds
Output Short Circuit Current2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50 mA



Description

The SST34HF1681J ComboMemory devices integrate either a 1M x16 or 2M x8 CMOS flash memory bank with either a 128K x16, 256K x16, or 512K x16 CMOS SRAM or pseudo SRAM (PSRAM) memory bank in a multi-chip package (MCP). These devices are fabricated using SST's proprietary, high-performance CMOS SuperFlash technology incorporating the split-gate cell design and thick-oxide tunneling injector to attain better reliability and manufacturability compared with alternate approaches. The SST34HF16x1C/J devices are ideal for applications such as cellular phones, GPS devices, PDAs, and other portable electronic devices in a low power and small form factor system. The SST34HF16x1C/J feature dual flash memory bank architecture allowing for concurrent operations between the two flash memory banks and the (P)SRAM. The devices can read data from either bank while an Erase or Program operation is in progress in the opposite bank. The two flash memory banks are partitioned into 12 Mbit and 4 Mbit with bottom sector protection options for storing boot code, program code, configuration/parameter data and user data.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore, the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles. The SST34HF16x1C/J devices offer a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years. With high-performance Program operations, the flash memory banks provide a typical Program time of 7 sec. The entire flash memory bank can be erased and programmed word-by-word in typically 4 seconds for the SST34HF16x1C/J, when using interface features such as Toggle Bit, Data# Polling, or RY/BY# to indicate the completion of Program operation. To protect against inadvertent flash write, the SST34HF16x1C/J devices contain on-chip hardware and software data protection schemes.

The flash and (P)SRAM operate as two independent memory banks with respective bank enable signals. The memory bank selection is done by two bank enable signals. The (P)SRAM bank enable signals, BES1# and BES2, select the (P)SRAM bank. The flash memory bank enable signal, BEF#, has to be used with Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank. The memory banks are superimposed in the same memory address space where they share common address lines, data lines, WE# and OE# which minimize power consumption and area.

Designed, manufactured, and tested for applications requiring low power and small form factor, the SST34HF1681J are offered in extended temperatures and a small footprint package to meet board space constraint requirements. See Figures 4 and 5 for pin assignments.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Hardware, Fasteners, Accessories
Static Control, ESD, Clean Room Products
Computers, Office - Components, Accessories
Circuit Protection
Line Protection, Backups
Connectors, Interconnects
View more