Features: Architecture` Completely integrated micro-controller for embedded applications` Big Endian only supported` Fully 16/32-bit RISC architecture` Efficient and powerful ARM7TDMI CPU core` Cost effective JTAG-based debugging solutionMemory` 8-bit external bus support for one ROM bank and two ...
S3F443FX: Features: Architecture` Completely integrated micro-controller for embedded applications` Big Endian only supported` Fully 16/32-bit RISC architecture` Efficient and powerful ARM7TDMI CPU core` Cost...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter |
Symbol |
Conditions |
Rating |
Unit |
Supply voltage |
1.8V VDD |
- |
2.7 |
V |
3.3V VDD |
3.8 | |||
Input voltage |
VIN |
- |
3.8 |
V |
Latch up current |
ILatch |
- |
± 200 |
mA |
Storage temperature |
TSTG |
- |
65 to + 150 |
SAMSUNG S3F443FX 16/32-bit RISC micro-controller is a cost-effective and high-performance solution for HDD and general purpose applications.
An outstanding feature of the S3F443FX is its CPU core, a 16/32-bit RISC processor (ARM7TDMI) designed by Advanced RISC Machines, Ltd. The ARM7TDMI core is a low-power, general-purpose, microprocessor macrocell which was developed for the use in application-specific and customer-specific integrated circuits. Its simple, elegant, and fully static design is particularly suitable for cost-sensitive and power-sensitive applications.
The S3F443FX has been developed by using the ARM7TDMI core, CMOS standard cell, and data path compiler. the S3F443FX has been designed to support only Big Endian. Most of the on-chip function blocks have been designed by using a HDL synthesizer. The S3F443FX has been fully verified in SAMSUNG ASIC test environment including internal Qualification Assurance Process.
By providing a complete set of common system peripherals, the S3F443FX can minimize the overall system costs and eliminate the need to configure additional components, externally.
The S3F443FX which are described in this document include:
- Memory system manager: 3 external memory banks. (If the internal flash ROM is not used for
a boot code, nCS0 will be used for a boot ROM )
- Built-in 256Kbyte (64K * 32-bit) Flash memory
- 8K-bytes (2K * 32-bit) internal SRAM for stack, data memory, and/or code memory
- One channel UART
- Six 16-bit internal timers with 8-bit pre-scaler and input Capture function
- Power down mode: STOP and IDLE modes
- One 8-bit basic timer and 3-bit watch-dog timer
- Interrupt controller (Total of 21 interrupt sources including 3 external sources )
- Sixteen programmable I/O ports
- One 8-Bit PWM
- 64-pin LQFP