Position: Home  > All Categories> Integrated Circuits (ICs) > S3023

S3023

Features: • Complies with Bellcore and ITU-T specifications for jitter tolerance, jitter transfer and jitter generation• On-chip high frequency PLL with internal loop filter for clock recovery• Supports clock recovery for OC-12/STM-(622.08 Mbit/s) or OC-3/STM-1 (155.52 Mbit/s) NR...

product image

S3023 Picture
See larger image
SeekIC No. : 004481901 Detail

S3023: Features: • Complies with Bellcore and ITU-T specifications for jitter tolerance, jitter transfer and jitter generation• On-chip high frequency PLL with internal loop filter for clock re...

S3023 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
S3023
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/18

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Complies with Bellcore and ITU-T
   specifications for jitter tolerance, jitter transfer and jitter generation
• On-chip high frequency PLL with internal loop filter for clock recovery
• Supports clock recovery for OC-12/STM-(622.08 Mbit/s) or OC-3/STM-1 (155.52 Mbit/s) NRZ data
• 19.44 MHz reference frequency
• Lock detect-monitors frequency
• 260mW typical power dissipation
• Low-jitter LVPECL interface
• Maintains downstream clock in absence of data inputs
• 3.3V supply
• Available in a 20 TSSOP package
• Active Low LVPECL Signal Detect


Pinout

Connection Diagram


Specifications

Parameter Min Typ Max Units
Storage Temperature -65   150 °C
Voltage on VCC with Respect to GND -0.5   +7.0 V
Voltage on any LVTTL Input Pin -0.5   VCC V
Voltage on any LVPECL Input Pin V CC
2.0		   VCC V
LVTTL Output Sink Current     20 mA
LVTTL Output Source Current     10 mA
High Speed LVPECL Output Source Current     50 mA
ESD Sensitivity 1 Under 500 V



Description

The function of the S3023 clock recovery unit is to derive high speed timing signals for SONET/SDHbased equipment. The S3023 is implemented using AMCC's proven Phase Locked Loop (PLL) technology.

The S3023 receives either an OC-12/STM-4 or OC-3/ STM-1 scrambled NRZ signal and recovers the clock from the data. The chip outputs a differential LVPECL bit clock and retimed data. Figure 1 shows a typical network application.

The S3023 utilizes an on-chip PLL which consists of a phase detector, a loop filter, and a voltage controlled oscillator (VCO). The phase detector compares the phase relationship between the VCO output and the reference frequency. A loop filter of S3023 converts the phase detector output into a smooth DC voltage, and the DC voltage is input to the VCO whose frequency is varied by this voltage. A block diagram is shown in Figure 2.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Semiconductor Modules
2DI300A-050-03
7MBR25SA-120-50
Crystals and Oscillators
WT325BI0030.000000
2SB49
Programmers, Development Systems
ARDUINO IIC/I2C 液晶模块
JTAG-SMT2
Undefined Category
VI-B63-IU
X27 589
Power Supplies - Board Mount
HC-06
PM150RSA060-S81AH0G
RF and RFID
X3C26P1-30S
1P620S
View more